URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for or $rm64, $rn64 -*- Asm -*-
|
# sh testcase for or $rm64, $rn64 -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
.global or
|
.global or
|
or:
|
or:
|
mov #1, r0
|
mov #1, r0
|
rotr r0
|
rotr r0
|
mov #1, r1
|
mov #1, r1
|
or r0, r1
|
or r0, r1
|
|
|
mov #1, r7
|
mov #1, r7
|
rotr r7
|
rotr r7
|
add #1, r7
|
add #1, r7
|
cmp/eq r7, r1
|
cmp/eq r7, r1
|
bf wrong
|
bf wrong
|
|
|
.global or2
|
.global or2
|
or2:
|
or2:
|
mov #85, r0
|
mov #85, r0
|
shll16 r0
|
shll16 r0
|
shll8 r0
|
shll8 r0
|
mov #85, r1
|
mov #85, r1
|
shll8 r1
|
shll8 r1
|
or r0, r1
|
or r0, r1
|
|
|
mov #85, r7
|
mov #85, r7
|
shll16 r7
|
shll16 r7
|
add #85 ,r7
|
add #85 ,r7
|
shll8 r7
|
shll8 r7
|
cmp/eq r1, r7
|
cmp/eq r1, r7
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.