URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for shlr $rn -*- Asm -*-
|
# sh testcase for shlr $rn -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
.global shlr
|
.global shlr
|
shlr:
|
shlr:
|
mov #0, r0
|
mov #0, r0
|
or #192, r0
|
or #192, r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
shlr r0
|
# Make sure a bit is shifted into T.
|
# Make sure a bit is shifted into T.
|
shlr r0
|
shlr r0
|
bf wrong
|
bf wrong
|
# Ditto.
|
# Ditto.
|
shlr r0
|
shlr r0
|
bf wrong
|
bf wrong
|
shlr r0
|
shlr r0
|
assert r0, #0
|
assert r0, #0
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.