URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for sts.l fpul, @-$rn -*- Asm -*_
|
# sh testcase for sts.l fpul, @-$rn -*- Asm -*_
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
.global stsl_fpul
|
.global stsl_fpul
|
stsl_fpul:
|
stsl_fpul:
|
mov #40, r0
|
mov #40, r0
|
shll8 r0
|
shll8 r0
|
# Preserve r0.
|
# Preserve r0.
|
mov r0, r7
|
mov r0, r7
|
sts.l fpul, @-r0
|
sts.l fpul, @-r0
|
|
|
dec:
|
dec:
|
# Check for proper pre-decrementing.
|
# Check for proper pre-decrementing.
|
add #4, r0
|
add #4, r0
|
cmp/eq r0, r7
|
cmp/eq r0, r7
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.