OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [stsl-mach.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# sh testcase for sts.l mach, @-$rn -*- Asm -*-
# sh testcase for sts.l mach, @-$rn -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shcompact
# as: -isa=shcompact
# ld: -m shelf32
# ld: -m shelf32
        .include "compact/testutils.inc"
        .include "compact/testutils.inc"
        start
        start
        .global stsl_mach
        .global stsl_mach
stsl_mach:
stsl_mach:
        # Build up a distinctive bit pattern.
        # Build up a distinctive bit pattern.
        mov #1, r0
        mov #1, r0
        shll8 r0
        shll8 r0
        add #12, r0
        add #12, r0
        shll8 r0
        shll8 r0
        add #85, r0
        add #85, r0
        shll8 r0
        shll8 r0
        add #170, r0
        add #170, r0
        lds r0, mach
        lds r0, mach
        mov #40, r2
        mov #40, r2
        shll8 r2
        shll8 r2
        # Preserve r2.
        # Preserve r2.
        mov r2, r7
        mov r2, r7
        sts.l mach, @-r2
        sts.l mach, @-r2
        # check results.
        # check results.
        mov.l @r2, r3
        mov.l @r2, r3
        cmp/eq r0, r3
        cmp/eq r0, r3
        bf wrong
        bf wrong
        # Ensure decrement occurred.
        # Ensure decrement occurred.
        add #4, r2
        add #4, r2
        cmp/eq r2, r7
        cmp/eq r2, r7
        bf wrong
        bf wrong
okay:
okay:
        pass
        pass
wrong:
wrong:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.