URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for swap.b $rm, $rn -*- Asm -*-
|
# sh testcase for swap.b $rm, $rn -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
init:
|
init:
|
# Build up a distinctive bit pattern.
|
# Build up a distinctive bit pattern.
|
mov #1, r0
|
mov #1, r0
|
shll8 r0
|
shll8 r0
|
add #12, r0
|
add #12, r0
|
shll8 r0
|
shll8 r0
|
add #85, r0
|
add #85, r0
|
shll8 r0
|
shll8 r0
|
add #70, r0
|
add #70, r0
|
|
|
test:
|
test:
|
# Swap the lower two bytes into a different register.
|
# Swap the lower two bytes into a different register.
|
swap.b r0, r1
|
swap.b r0, r1
|
mov #1, r7
|
mov #1, r7
|
shll8 r7
|
shll8 r7
|
add #12, r7
|
add #12, r7
|
shll8 r7
|
shll8 r7
|
add #70, r7
|
add #70, r7
|
shll8 r7
|
shll8 r7
|
add #85, r7
|
add #85, r7
|
cmp/eq r1, r7
|
cmp/eq r1, r7
|
bf wrong
|
bf wrong
|
|
|
swapback:
|
swapback:
|
# Swap the lower two bytes into the same registers.
|
# Swap the lower two bytes into the same registers.
|
# R0 should now equal R1.
|
# R0 should now equal R1.
|
swap.b r1, r2
|
swap.b r1, r2
|
cmp/eq r0, r2
|
cmp/eq r0, r2
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.