URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for andi $rm, $disp10, $rd -*- Asm -*-
|
# sh testcase for andi $rm, $disp10, $rd -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shmedia
|
# as: -isa=shmedia
|
# ld: -m shelf64
|
# ld: -m shelf64
|
|
|
.include "media/testutils.inc"
|
.include "media/testutils.inc"
|
|
|
start
|
start
|
|
|
init:
|
init:
|
pta wrong, tr0
|
pta wrong, tr0
|
|
|
andi0:
|
andi0:
|
# 0 and 0 is 0.
|
# 0 and 0 is 0.
|
movi 0, r0
|
movi 0, r0
|
andi r0, 0, r2
|
andi r0, 0, r2
|
bnei r2, 0, tr0
|
bnei r2, 0, tr0
|
|
|
and1:
|
and1:
|
# 0 and 1 is 0.
|
# 0 and 1 is 0.
|
movi 0, r0
|
movi 0, r0
|
andi r0, 1, r2
|
andi r0, 1, r2
|
bnei r2, 0, tr0
|
bnei r2, 0, tr0
|
|
|
and2:
|
and2:
|
# 1 and 0 is 0.
|
# 1 and 0 is 0.
|
movi 1, r0
|
movi 1, r0
|
andi r0, 0, r2
|
andi r0, 0, r2
|
bnei r2, 0, tr0
|
bnei r2, 0, tr0
|
|
|
and3:
|
and3:
|
# 1 and 1 is 1.
|
# 1 and 1 is 1.
|
movi 1, r0
|
movi 1, r0
|
andi r0, 1, r2
|
andi r0, 1, r2
|
bnei r2, 1, tr0
|
bnei r2, 1, tr0
|
|
|
and4:
|
and4:
|
movi 15, r0
|
movi 15, r0
|
andi r0, 3, r2
|
andi r0, 3, r2
|
bnei r2, 3, tr0
|
bnei r2, 3, tr0
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.