OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [sh64/] [media/] [fabss.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# sh testcase for fabs.s $frgh, $frf -*- Asm -*-
# sh testcase for fabs.s $frgh, $frf -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shmedia
# as: -isa=shmedia
# ld: -m shelf64
# ld: -m shelf64
        .include "media/testutils.inc"
        .include "media/testutils.inc"
        start
        start
init:
init:
        pta wrong, tr0
        pta wrong, tr0
        movi 0, r0
        movi 0, r0
        movi 1, r1
        movi 1, r1
fabs0:
fabs0:
        # Ensure fabs(-1) = 1.
        # Ensure fabs(-1) = 1.
        fmov.ls r0, fr7
        fmov.ls r0, fr7
        float.ls fr7, fr0
        float.ls fr7, fr0
        fmov.ls r1, fr7
        fmov.ls r1, fr7
        float.ls fr7, fr1
        float.ls fr7, fr1
        fsub.s fr0, fr1, fr2
        fsub.s fr0, fr1, fr2
        fabs.s fr2, fr3
        fabs.s fr2, fr3
        fcmpeq.s fr3, fr1, r7
        fcmpeq.s fr3, fr1, r7
        bnei r7, 1, tr0
        bnei r7, 1, tr0
fabs1:
fabs1:
        # Ensure fabs(1) = 1.
        # Ensure fabs(1) = 1.
        fmov.ls r0, fr7
        fmov.ls r0, fr7
        float.ls fr7, fr0
        float.ls fr7, fr0
        fmov.ls r1, fr7
        fmov.ls r1, fr7
        float.ls fr7, fr1
        float.ls fr7, fr1
        fabs.s fr1, fr2
        fabs.s fr1, fr2
        fcmpeq.s fr1, fr2, r7
        fcmpeq.s fr1, fr2, r7
        bnei r7, 1, tr0
        bnei r7, 1, tr0
okay:
okay:
        pass
        pass
wrong:
wrong:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.