URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for fst.s $rm, $disp10x4, $frf -*- Asm -*-
|
# sh testcase for fst.s $rm, $disp10x4, $frf -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shmedia
|
# as: -isa=shmedia
|
# ld: -m shelf64
|
# ld: -m shelf64
|
|
|
.include "media/testutils.inc"
|
.include "media/testutils.inc"
|
|
|
start
|
start
|
|
|
.global fsts
|
.global fsts
|
fsts:
|
fsts:
|
movi 0x1020, r0
|
movi 0x1020, r0
|
shlli r0, 8, r0
|
shlli r0, 8, r0
|
ori r0, 0x30, r0
|
ori r0, 0x30, r0
|
shlli r0, 8, r0
|
shlli r0, 8, r0
|
ori r0, 0x40, r0
|
ori r0, 0x40, r0
|
shlli r0, 8, r0
|
shlli r0, 8, r0
|
ori r0, 0x50, r0
|
ori r0, 0x50, r0
|
shlli r0, 8, r0
|
shlli r0, 8, r0
|
ori r0, 0x60, r0
|
ori r0, 0x60, r0
|
shlli r0, 8, r0
|
shlli r0, 8, r0
|
ori r0, 0x70, r0
|
ori r0, 0x70, r0
|
shlli r0, 8, r0
|
shlli r0, 8, r0
|
ori r0, 0x80, r0
|
ori r0, 0x80, r0
|
# Set target address.
|
# Set target address.
|
movi 0x2800, r1
|
movi 0x2800, r1
|
fmov.ls r0, fr0
|
fmov.ls r0, fr0
|
|
|
fst.s r1, 0, fr0
|
fst.s r1, 0, fr0
|
fst.s r1, 4, fr0
|
fst.s r1, 4, fr0
|
fst.s r1, -4, fr0
|
fst.s r1, -4, fr0
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.