OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [sh64/] [media/] [subl.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# sh testcase for sub.l $rm, $rn, $rd -*- Asm -*-
# sh testcase for sub.l $rm, $rn, $rd -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shmedia
# as: -isa=shmedia
# ld: -m shelf64
# ld: -m shelf64
        .include "media/testutils.inc"
        .include "media/testutils.inc"
        start
        start
init:
init:
        pta wrong, tr0
        pta wrong, tr0
subl1:
subl1:
        # Test that the top 32 bits are ignored.
        # Test that the top 32 bits are ignored.
        movi 1, r0
        movi 1, r0
        shlli r0, 32, r0
        shlli r0, 32, r0
        ori r0, 7, r0
        ori r0, 7, r0
        movi 1, r1
        movi 1, r1
        shlli r1, 32, r1
        shlli r1, 32, r1
        ori r1, 2, r1
        ori r1, 2, r1
        sub.l r0, r1, r2
        sub.l r0, r1, r2
        bnei r2, 5, tr0
        bnei r2, 5, tr0
subl2:
subl2:
        # Test that 0 - 1 is sign extended.
        # Test that 0 - 1 is sign extended.
        movi 0, r0
        movi 0, r0
        movi 1, r1
        movi 1, r1
        sub.l r0, r1, r2
        sub.l r0, r1, r2
        addi r2, 1, r2
        addi r2, 1, r2
        bnei r2, 0, tr0
        bnei r2, 0, tr0
okay:
okay:
        pass
        pass
wrong:
wrong:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.