URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 735 |
Rev 783 |
/* PR middle-end/36106 */
|
/* PR middle-end/36106 */
|
/* { dg-options "-O2" } */
|
/* { dg-options "-O2" } */
|
/* { dg-options "-O2 -mieee" { target alpha*-*-* } } */
|
/* { dg-options "-O2 -mieee" { target alpha*-*-* } } */
|
/* { dg-options "-O2 -march=i586" { target { { i?86-*-* x86_64-*-* } && ia32 } } } */
|
/* { dg-options "-O2 -march=i586" { target { { i?86-*-* x86_64-*-* } && ia32 } } } */
|
|
|
#ifdef __i386__
|
#ifdef __i386__
|
# include "cpuid.h"
|
# include "cpuid.h"
|
#endif
|
#endif
|
|
|
extern void abort (void);
|
extern void abort (void);
|
|
|
union { unsigned long long l; double d; } u = { .l = 0x7ff0000000072301ULL };
|
union { unsigned long long l; double d; } u = { .l = 0x7ff0000000072301ULL };
|
|
|
int __attribute__((noinline))
|
int __attribute__((noinline))
|
do_test (void)
|
do_test (void)
|
{
|
{
|
#pragma omp atomic
|
#pragma omp atomic
|
u.d += 1.0L;
|
u.d += 1.0L;
|
return 0;
|
return 0;
|
}
|
}
|
|
|
int
|
int
|
main (void)
|
main (void)
|
{
|
{
|
#ifdef __i386__
|
#ifdef __i386__
|
unsigned int eax, ebx, ecx, edx;
|
unsigned int eax, ebx, ecx, edx;
|
|
|
if (!__get_cpuid (1, &eax, &ebx, &ecx, &edx))
|
if (!__get_cpuid (1, &eax, &ebx, &ecx, &edx))
|
return 0;
|
return 0;
|
|
|
if (!(edx & bit_CMPXCHG8B))
|
if (!(edx & bit_CMPXCHG8B))
|
return 0;
|
return 0;
|
#endif
|
#endif
|
|
|
do_test ();
|
do_test ();
|
|
|
return 0;
|
return 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.