OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [config/] [picochip/] [libgccExtras/] [lshrsi3.c] - Diff between revs 282 and 338

Only display areas with differences | Details | Blame | View Log

Rev 282 Rev 338
/*
/*
 
 
picoChip GCC support for 32-bit logical shift right.
picoChip GCC support for 32-bit logical shift right.
 
 
Copyright (C) 2003, 2004, 2005, 2008, 2009  Free Software Foundation, Inc.
Copyright (C) 2003, 2004, 2005, 2008, 2009  Free Software Foundation, Inc.
Contributed by picoChip Designs Ltd.
Contributed by picoChip Designs Ltd.
Maintained by Daniel Towner (daniel.towner@picochip.com)
Maintained by Daniel Towner (daniel.towner@picochip.com)
 
 
This file is free software; you can redistribute it and/or modify it
This file is free software; you can redistribute it and/or modify it
under the terms of the GNU General Public License as published by the
under the terms of the GNU General Public License as published by the
Free Software Foundation; either version 3, or (at your option) any
Free Software Foundation; either version 3, or (at your option) any
later version.
later version.
 
 
This file is distributed in the hope that it will be useful, but
This file is distributed in the hope that it will be useful, but
WITHOUT ANY WARRANTY; without even the implied warranty of
WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
General Public License for more details.
General Public License for more details.
 
 
Under Section 7 of GPL version 3, you are granted additional
Under Section 7 of GPL version 3, you are granted additional
permissions described in the GCC Runtime Library Exception, version
permissions described in the GCC Runtime Library Exception, version
3.1, as published by the Free Software Foundation.
3.1, as published by the Free Software Foundation.
 
 
You should have received a copy of the GNU General Public License and
You should have received a copy of the GNU General Public License and
a copy of the GCC Runtime Library Exception along with this program;
a copy of the GCC Runtime Library Exception along with this program;
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
<http://www.gnu.org/licenses/>.  */
<http://www.gnu.org/licenses/>.  */
 
 
typedef int HItype __attribute__ ((mode (HI)));
typedef int HItype __attribute__ ((mode (HI)));
typedef unsigned int UHItype __attribute__ ((mode (HI)));
typedef unsigned int UHItype __attribute__ ((mode (HI)));
typedef unsigned int USItype __attribute__ ((mode (SI)));
typedef unsigned int USItype __attribute__ ((mode (SI)));
 
 
typedef struct USIstruct {
typedef struct USIstruct {
  UHItype low, high;
  UHItype low, high;
} USIstruct;
} USIstruct;
 
 
typedef union USIunion {
typedef union USIunion {
  USItype l;
  USItype l;
  USIstruct s;
  USIstruct s;
} USIunion;
} USIunion;
 
 
USItype __lshrsi3(USIunion value, HItype count) {
USItype __lshrsi3(USIunion value, HItype count) {
  USIunion result;
  USIunion result;
  int temp;
  int temp;
 
 
  /* Ignore a zero count until we get into the (count < 16)
  /* Ignore a zero count until we get into the (count < 16)
     clause. This is slightly slower when shifting by zero, but faster
     clause. This is slightly slower when shifting by zero, but faster
     and smaller in all other cases (due to the better scheduling
     and smaller in all other cases (due to the better scheduling
     opportunities available by putting the test near computational
     opportunities available by putting the test near computational
     instructions. */
     instructions. */
 
 
  if (count < 16) {
  if (count < 16) {
    /* Shift low and high words by the count. */
    /* Shift low and high words by the count. */
    result.s.low = value.s.low >> count;
    result.s.low = value.s.low >> count;
    result.s.high = value.s.high >> count;
    result.s.high = value.s.high >> count;
 
 
    /* There is now a hole in the upper `count' bits of the low
    /* There is now a hole in the upper `count' bits of the low
       word. Shift the lower `count' bits of the upper word into the
       word. Shift the lower `count' bits of the upper word into the
       low word. This only works when count isn't zero. */
       low word. This only works when count isn't zero. */
    if (count != 0) {
    if (count != 0) {
      temp = value.s.high << (16 - count);
      temp = value.s.high << (16 - count);
      result.s.low |= temp;
      result.s.low |= temp;
    }
    }
 
 
  } else {
  } else {
    /* Shift the upper word of the source into the lower word of the
    /* Shift the upper word of the source into the lower word of the
       result, and zero the result's upper word. Note that we actually
       result, and zero the result's upper word. Note that we actually
       ned to shift by (count - 16), but as we are only using the
       ned to shift by (count - 16), but as we are only using the
       bottom 4 bits, this is equivalent to shifting by count. */
       bottom 4 bits, this is equivalent to shifting by count. */
    result.s.low = value.s.high >> count;
    result.s.low = value.s.high >> count;
    result.s.high = 0;
    result.s.high = 0;
 
 
  }
  }
 
 
  return result.l;
  return result.l;
 
 
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.