OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [config/] [sh/] [crtn.asm] - Diff between revs 282 and 338

Only display areas with differences | Details | Blame | View Log

Rev 282 Rev 338
/* Copyright (C) 2000, 2001, 2009 Free Software Foundation, Inc.
/* Copyright (C) 2000, 2001, 2009 Free Software Foundation, Inc.
   This file was adapted from glibc sources.
   This file was adapted from glibc sources.
This file is part of GCC.
This file is part of GCC.
GCC is free software; you can redistribute it and/or modify it
GCC is free software; you can redistribute it and/or modify it
under the terms of the GNU General Public License as published by the
under the terms of the GNU General Public License as published by the
Free Software Foundation; either version 3, or (at your option) any
Free Software Foundation; either version 3, or (at your option) any
later version.
later version.
GCC is distributed in the hope that it will be useful,
GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
General Public License for more details.
General Public License for more details.
Under Section 7 of GPL version 3, you are granted additional
Under Section 7 of GPL version 3, you are granted additional
permissions described in the GCC Runtime Library Exception, version
permissions described in the GCC Runtime Library Exception, version
3.1, as published by the Free Software Foundation.
3.1, as published by the Free Software Foundation.
You should have received a copy of the GNU General Public License and
You should have received a copy of the GNU General Public License and
a copy of the GCC Runtime Library Exception along with this program;
a copy of the GCC Runtime Library Exception along with this program;
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
.  */
.  */
/* See an explanation about .init and .fini in crti.asm.  */
/* See an explanation about .init and .fini in crti.asm.  */
        .section .init
        .section .init
#if __SHMEDIA__
#if __SHMEDIA__
        add     r14, r63, r15
        add     r14, r63, r15
        ld.q    r15, 0, r18
        ld.q    r15, 0, r18
        ptabs   r18, tr0
        ptabs   r18, tr0
        ld.q    r15, 8, r14
        ld.q    r15, 8, r14
        addi    r15, 16, r15
        addi    r15, 16, r15
        blink   tr0, r63
        blink   tr0, r63
#elif __SH5__ && ! __SHMEDIA__
#elif __SH5__ && ! __SHMEDIA__
        mov     r14,r15
        mov     r14,r15
        lds.l   @r14+,pr
        lds.l   @r14+,pr
        mov.l   @r14,r14
        mov.l   @r14,r14
        rts
        rts
        add     #8,r15
        add     #8,r15
#else
#else
        mov     r14,r15
        mov     r14,r15
        lds.l   @r15+,pr
        lds.l   @r15+,pr
        mov.l   @r15+,r14
        mov.l   @r15+,r14
        rts
        rts
#ifdef __ELF__
#ifdef __ELF__
        mov.l   @r15+,r12
        mov.l   @r15+,r12
#else
#else
        nop
        nop
#endif
#endif
#endif /* __SHMEDIA__ */
#endif /* __SHMEDIA__ */
        .section .fini
        .section .fini
#if __SHMEDIA__
#if __SHMEDIA__
        add     r14, r63, r15
        add     r14, r63, r15
        ld.q    r15, 0, r18
        ld.q    r15, 0, r18
        ptabs   r18, tr0
        ptabs   r18, tr0
        ld.q    r15, 8, r14
        ld.q    r15, 8, r14
        addi    r15, 16, r15
        addi    r15, 16, r15
        blink   tr0, r63
        blink   tr0, r63
#elif __SH5__ && ! __SHMEDIA__
#elif __SH5__ && ! __SHMEDIA__
        mov     r14,r15
        mov     r14,r15
        lds.l   @r14+,pr
        lds.l   @r14+,pr
        mov.l   @r14,r14
        mov.l   @r14,r14
        rts
        rts
        add     #8,r15
        add     #8,r15
#else
#else
        mov     r14,r15
        mov     r14,r15
        lds.l   @r15+,pr
        lds.l   @r15+,pr
        mov.l   @r15+,r14
        mov.l   @r15+,r14
        rts
        rts
#ifdef __ELF__
#ifdef __ELF__
        mov.l   @r15+,r12
        mov.l   @r15+,r12
#else
#else
        nop
        nop
#endif
#endif
#endif /* __SHMEDIA__ */
#endif /* __SHMEDIA__ */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.