OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [g++.dg/] [eh/] [subreg-1.C] - Diff between revs 301 and 338

Only display areas with differences | Details | Blame | View Log

Rev 301 Rev 338
/* The lower-subreg pass would ICE on this test case with
/* The lower-subreg pass would ICE on this test case with
   TODO_verify_flow on 32-bit PowerPC.  It didn't handle REG_EH_REGION
   TODO_verify_flow on 32-bit PowerPC.  It didn't handle REG_EH_REGION
   notes correctly.  This is reduced from interpret.cc in libjava.  */
   notes correctly.  This is reduced from interpret.cc in libjava.  */
/* { dg-do compile } */
/* { dg-do compile } */
/* { dg-options "-O2 -fnon-call-exceptions" } */
/* { dg-options "-O2 -fnon-call-exceptions" } */
union _Jv_word
union _Jv_word
{
{
  double *o;
  double *o;
  int i;
  int i;
  int ia[1];
  int ia[1];
};
};
union _Jv_word2
union _Jv_word2
{
{
  int ia[2];
  int ia[2];
  double d;
  double d;
};
};
class _Jv_InterpMethod
class _Jv_InterpMethod
{
{
  static void run_debug (_Jv_word *);
  static void run_debug (_Jv_word *);
};
};
void
void
_Jv_InterpMethod::run_debug (_Jv_word *sp)
_Jv_InterpMethod::run_debug (_Jv_word *sp)
{
{
  try
  try
  {
  {
    {
    {
      int index = ((int) (--sp)->i);
      int index = ((int) (--sp)->i);
      double *arr = (double *) ((--sp)->o);
      double *arr = (double *) ((--sp)->o);
      _Jv_word2 w2;
      _Jv_word2 w2;
      w2.d = arr[index];
      w2.d = arr[index];
      (sp++)->ia[0] = w2.ia[0];
      (sp++)->ia[0] = w2.ia[0];
    }
    }
  }
  }
  catch (int * ex)
  catch (int * ex)
  {
  {
  }
  }
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.