URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 301 |
Rev 338 |
/* { dg-do run { target i?86-*-* x86_64-*-* } } */
|
/* { dg-do run { target i?86-*-* x86_64-*-* } } */
|
/* { dg-options "-msse2" } */
|
/* { dg-options "-msse2" } */
|
/* { dg-require-effective-target sse2 } */
|
/* { dg-require-effective-target sse2 } */
|
/* { dg-require-effective-target sse2_runtime } */
|
/* { dg-require-effective-target sse2_runtime } */
|
|
|
#include
|
#include
|
|
|
static void
|
static void
|
sse2_test (void)
|
sse2_test (void)
|
{
|
{
|
float a = 1.0f;
|
float a = 1.0f;
|
float b = 2.0f;
|
float b = 2.0f;
|
float c = 3.0f;
|
float c = 3.0f;
|
float r;
|
float r;
|
|
|
__m128 v = _mm_set_ps(a, b, c, 0);
|
__m128 v = _mm_set_ps(a, b, c, 0);
|
|
|
v = (__m128)_mm_srli_si128((__m128i)v, 4);
|
v = (__m128)_mm_srli_si128((__m128i)v, 4);
|
_mm_store_ss(&r, v);
|
_mm_store_ss(&r, v);
|
if (r != 3.0f)
|
if (r != 3.0f)
|
abort ();
|
abort ();
|
}
|
}
|
|
|
int
|
int
|
main ()
|
main ()
|
{
|
{
|
sse2_test ();
|
sse2_test ();
|
return 0;
|
return 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.