OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [g++.old-deja/] [g++.law/] [arm14.C] - Diff between revs 305 and 338

Only display areas with differences | Details | Blame | View Log

Rev 305 Rev 338
// { dg-do assemble  }
// { dg-do assemble  }
// GROUPS passed ARM-compliance
// GROUPS passed ARM-compliance
// unsorted.2 file
// unsorted.2 file
// Message-Id: 
// Message-Id: 
// Date: Thu, 4 Jun 1992 15:07:56 GMT
// Date: Thu, 4 Jun 1992 15:07:56 GMT
// Subject: access control
// Subject: access control
// From: gjditchf@plg.waterloo.edu (Glen Ditchfield)
// From: gjditchf@plg.waterloo.edu (Glen Ditchfield)
class X {
class X {
  private:
  private:
    enum E1 {a1, b1}; // { dg-error "" } private
    enum E1 {a1, b1}; // { dg-error "" } private
  public:
  public:
    enum E2 {a2, b2};
    enum E2 {a2, b2};
    };
    };
void h(X* p) {
void h(X* p) {
    X::E2 e2;
    X::E2 e2;
    int x2 = X::a2;
    int x2 = X::a2;
    X::E1 e1;                   // { dg-error "" } within this context
    X::E1 e1;                   // { dg-error "" } within this context
    int x1 = X::a1;             // { dg-error "" } Should be rejected, and is.
    int x1 = X::a1;             // { dg-error "" } Should be rejected, and is.
    }
    }
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.