URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20040101-1.c] - Diff between revs 297 and 338

Rev 297	Rev 338
`typedef unsigned short uint16_t;`	`typedef unsigned short uint16_t;`
`typedef unsigned int uint32_t;`	`typedef unsigned int uint32_t;`

`#define CF (1<<0)`	`#define CF (1<<0)`
`#define PF (1<<2)`	`#define PF (1<<2)`
`#define AF (1<<4)`	`#define AF (1<<4)`
`#define ZF (1<<6)`	`#define ZF (1<<6)`
`#define SF (1<<7)`	`#define SF (1<<7)`
`#define OF (1<<11)`	`#define OF (1<<11)`

`#define EFLAGS_BITS (CF\|PF\|AF\|ZF\|SF\|OF)`	`#define EFLAGS_BITS (CF\|PF\|AF\|ZF\|SF\|OF)`

`void test16(uint16_t x, uint32_t eflags)`	`void test16(uint16_t x, uint32_t eflags)`
`{`	`{`
`uint16_t bsr_result;`	`uint16_t bsr_result;`
`uint32_t bsr_eflags;`	`uint32_t bsr_eflags;`
`uint16_t bsf_result;`	`uint16_t bsf_result;`
`uint32_t bsf_eflags;`	`uint32_t bsf_eflags;`

`__asm volatile(""`	`__asm volatile(""`
`: "=&r" (bsr_result), "=&r" (bsr_eflags)`	`: "=&r" (bsr_result), "=&r" (bsr_eflags)`
`: "r" (x), "i" (~EFLAGS_BITS), "r" (eflags));`	`: "r" (x), "i" (~EFLAGS_BITS), "r" (eflags));`
`__asm volatile(""`	`__asm volatile(""`
`: "=&r" (bsf_result), "=&r" (bsf_eflags)`	`: "=&r" (bsf_result), "=&r" (bsf_eflags)`
`: "r" (x), "i" (~EFLAGS_BITS), "r" (eflags));`	`: "r" (x), "i" (~EFLAGS_BITS), "r" (eflags));`
`printf("%08x %04x bsrw %02x %08x bsfw %02x %08x\n",`	`printf("%08x %04x bsrw %02x %08x bsfw %02x %08x\n",`
`x, eflags, bsr_result, bsr_eflags, bsf_result, bsf_eflags);`	`x, eflags, bsr_result, bsr_eflags, bsf_result, bsf_eflags);`
`}`	`}`