URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 297 |
Rev 338 |
/* Origin: PR target/6981 from Mattias Engdegaard <mattias@virtutech.se>. */
|
/* Origin: PR target/6981 from Mattias Engdegaard <mattias@virtutech.se>. */
|
|
|
void exit (int);
|
void exit (int);
|
void abort (void);
|
void abort (void);
|
|
|
unsigned long long *cp, m;
|
unsigned long long *cp, m;
|
|
|
void foo (void)
|
void foo (void)
|
{
|
{
|
}
|
}
|
|
|
void bar (unsigned rop, unsigned long long *r)
|
void bar (unsigned rop, unsigned long long *r)
|
{
|
{
|
unsigned rs1, rs2, rd;
|
unsigned rs1, rs2, rd;
|
|
|
top:
|
top:
|
rs2 = (rop >> 23) & 0x1ff;
|
rs2 = (rop >> 23) & 0x1ff;
|
rs1 = (rop >> 9) & 0x1ff;
|
rs1 = (rop >> 9) & 0x1ff;
|
rd = rop & 0x1ff;
|
rd = rop & 0x1ff;
|
|
|
*cp = 1;
|
*cp = 1;
|
m = r[rs1] + r[rs2];
|
m = r[rs1] + r[rs2];
|
*cp = 2;
|
*cp = 2;
|
foo();
|
foo();
|
if (!rd)
|
if (!rd)
|
goto top;
|
goto top;
|
r[rd] = 1;
|
r[rd] = 1;
|
}
|
}
|
|
|
int main(void)
|
int main(void)
|
{
|
{
|
static unsigned long long r[64];
|
static unsigned long long r[64];
|
unsigned long long cr;
|
unsigned long long cr;
|
cp = &cr;
|
cp = &cr;
|
|
|
r[4] = 47;
|
r[4] = 47;
|
r[8] = 11;
|
r[8] = 11;
|
bar((8 << 23) | (4 << 9) | 15, r);
|
bar((8 << 23) | (4 << 9) | 15, r);
|
|
|
if (m != 47 + 11)
|
if (m != 47 + 11)
|
abort ();
|
abort ();
|
exit (0);
|
exit (0);
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.