OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.c-torture/] [execute/] [20050604-1.x] - Diff between revs 297 and 338

Only display areas with differences | Details | Blame | View Log

Rev 297 Rev 338
# This testcase generates MMX instructions together with x87 instructions.
# This testcase generates MMX instructions together with x87 instructions.
# Currently, there is no "emms" generated to switch between register sets,
# Currently, there is no "emms" generated to switch between register sets,
# so the testcase fails for targets where MMX insns are enabled.
# so the testcase fails for targets where MMX insns are enabled.
if { [istarget "i?86-*-*"] || [istarget "x86_64-*-*"] } {
if { [istarget "i?86-*-*"] || [istarget "x86_64-*-*"] } {
        set additional_flags "-mno-mmx"
        set additional_flags "-mno-mmx"
}
}
return 0
return 0
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.