URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 297 |
Rev 338 |
/* PR tree-optimization/29484 */
|
/* PR tree-optimization/29484 */
|
|
|
extern void abort (void);
|
extern void abort (void);
|
|
|
void *__attribute__((noinline))
|
void *__attribute__((noinline))
|
baz (void **lab)
|
baz (void **lab)
|
{
|
{
|
asm volatile ("" : "+r" (lab));
|
asm volatile ("" : "+r" (lab));
|
return *lab;
|
return *lab;
|
}
|
}
|
|
|
static inline
|
static inline
|
int bar (void)
|
int bar (void)
|
{
|
{
|
static void *b[] = { &&addr };
|
static void *b[] = { &&addr };
|
void *p = baz (b);
|
void *p = baz (b);
|
goto *p;
|
goto *p;
|
addr:
|
addr:
|
return 17;
|
return 17;
|
}
|
}
|
|
|
int __attribute__((noinline))
|
int __attribute__((noinline))
|
f1 (void)
|
f1 (void)
|
{
|
{
|
return bar ();
|
return bar ();
|
}
|
}
|
|
|
int __attribute__((noinline))
|
int __attribute__((noinline))
|
f2 (void)
|
f2 (void)
|
{
|
{
|
return bar ();
|
return bar ();
|
}
|
}
|
|
|
int
|
int
|
main (void)
|
main (void)
|
{
|
{
|
if (f1 () != 17 || f1 () != 17 || f2 () != 17 || f2 () != 17)
|
if (f1 () != 17 || f1 () != 17 || f2 () != 17 || f2 () != 17)
|
abort ();
|
abort ();
|
return 0;
|
return 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.