URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 298 |
Rev 338 |
/* { dg-options "" } */
|
/* { dg-options "" } */
|
typedef long long ll;
|
typedef long long ll;
|
typedef unsigned long long ull;
|
typedef unsigned long long ull;
|
|
|
int global;
|
int global;
|
|
|
#define A(BASE, OP, AMT) \
|
#define A(BASE, OP, AMT) \
|
ll BASE ## AMT (ll x) { return x OP AMT; } \
|
ll BASE ## AMT (ll x) { return x OP AMT; } \
|
ull BASE ## AMT ## u (ull x) { return x OP AMT; }
|
ull BASE ## AMT ## u (ull x) { return x OP AMT; }
|
|
|
#define B(BASE, OP) \
|
#define B(BASE, OP) \
|
A (BASE, OP, 1) \
|
A (BASE, OP, 1) \
|
A (BASE, OP, 10) \
|
A (BASE, OP, 10) \
|
A (BASE, OP, 31) \
|
A (BASE, OP, 31) \
|
A (BASE, OP, 33) \
|
A (BASE, OP, 33) \
|
A (BASE, OP, 61) \
|
A (BASE, OP, 61) \
|
A (BASE, OP, global)
|
A (BASE, OP, global)
|
|
|
B (left, <<)
|
B (left, <<)
|
B (right, >>)
|
B (right, >>)
|
|
|
/* { dg-final { scan-assembler-not "__\[a-z\]*si3" } } */
|
/* { dg-final { scan-assembler-not "__\[a-z\]*si3" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.