URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 298 |
Rev 338 |
/* { dg-do compile { target powerpc*-*-* ia64-*-* x86_64-*-* } } */
|
/* { dg-do compile { target powerpc*-*-* ia64-*-* x86_64-*-* } } */
|
/* { dg-options "-O2 -fselective-scheduling -fsel-sched-pipelining" } */
|
/* { dg-options "-O2 -fselective-scheduling -fsel-sched-pipelining" } */
|
|
|
int
|
int
|
strictly_smaller_name (char *s, char *t)
|
strictly_smaller_name (char *s, char *t)
|
{
|
{
|
int ss, tt;
|
int ss, tt;
|
while ((*s != '\0') || (*t != '\0'))
|
while ((*s != '\0') || (*t != '\0'))
|
{
|
{
|
if (*s == '\0')
|
if (*s == '\0')
|
ss = '*';
|
ss = '*';
|
else
|
else
|
ss = *s++;
|
ss = *s++;
|
if (*t != '\0')
|
if (*t != '\0')
|
tt = *t;
|
tt = *t;
|
if (ss == tt)
|
if (ss == tt)
|
return 0;
|
return 0;
|
}
|
}
|
}
|
}
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.