URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 298 |
Rev 338 |
/* PR tree-optimization/36881 */
|
/* PR tree-optimization/36881 */
|
/* { dg-do compile { target fpic } } */
|
/* { dg-do compile { target fpic } } */
|
/* { dg-options "-O2 -fpic -fdump-tree-switchconv-all" } */
|
/* { dg-options "-O2 -fpic -fdump-tree-switchconv-all" } */
|
|
|
const char *foo (int i)
|
const char *foo (int i)
|
{
|
{
|
const char *p;
|
const char *p;
|
switch (i)
|
switch (i)
|
{
|
{
|
case 0:
|
case 0:
|
case 6: p = ""; break;
|
case 6: p = ""; break;
|
case 1:
|
case 1:
|
case 7: p = "abc"; break;
|
case 7: p = "abc"; break;
|
case 2:
|
case 2:
|
case 8: p = "def"; break;
|
case 8: p = "def"; break;
|
default: p = "ghi"; break;
|
default: p = "ghi"; break;
|
}
|
}
|
return p;
|
return p;
|
}
|
}
|
|
|
/* { dg-final { scan-assembler-not "CSWTCH" } } */
|
/* { dg-final { scan-assembler-not "CSWTCH" } } */
|
/* { dg-final { scan-tree-dump "need runtime relocations" "switchconv" } } */
|
/* { dg-final { scan-tree-dump "need runtime relocations" "switchconv" } } */
|
/* { dg-final { cleanup-tree-dump "switchconv" } } */
|
/* { dg-final { cleanup-tree-dump "switchconv" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.