OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.misc-tests/] [i386-prefetch.exp] - Diff between revs 299 and 338

Only display areas with differences | Details | Blame | View Log

Rev 299 Rev 338
#   Copyright (C) 2002, 2004, 2007, 2008 Free Software Foundation, Inc.
#   Copyright (C) 2002, 2004, 2007, 2008 Free Software Foundation, Inc.
# This program is free software; you can redistribute it and/or modify
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 3 of the License, or
# the Free Software Foundation; either version 3 of the License, or
# (at your option) any later version.
# (at your option) any later version.
#
#
# This program is distributed in the hope that it will be useful,
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
# GNU General Public License for more details.
#
#
# You should have received a copy of the GNU General Public License
# You should have received a copy of the GNU General Public License
# along with GCC; see the file COPYING3.  If not see
# along with GCC; see the file COPYING3.  If not see
# .
# .
# Test that the correct data prefetch instructions (SSE or 3DNow! variant,
# Test that the correct data prefetch instructions (SSE or 3DNow! variant,
# or none) are used for various i386 cpu-type and instruction set
# or none) are used for various i386 cpu-type and instruction set
# extension options for __builtin_prefetch.  When using -mtune, specify
# extension options for __builtin_prefetch.  When using -mtune, specify
# the minimum supported architecture in case the compiler was configured
# the minimum supported architecture in case the compiler was configured
# with a different default.
# with a different default.
# Failure reports do not include the compile option that was used; that
# Failure reports do not include the compile option that was used; that
# information can be seen in the compile line in the log file.
# information can be seen in the compile line in the log file.
# Do not generate prefetch instructions for the following options.
# Do not generate prefetch instructions for the following options.
set PREFETCH_NONE [list \
set PREFETCH_NONE [list \
        { -march=i386 -mtune=i386 } \
        { -march=i386 -mtune=i386 } \
        { -march=i386 -mtune=i486 } \
        { -march=i386 -mtune=i486 } \
        { -march=i386 -mtune=i586 } \
        { -march=i386 -mtune=i586 } \
        { -march=i386 -mtune=i686 } \
        { -march=i386 -mtune=i686 } \
        { -march=i386 -mtune=pentium2 } \
        { -march=i386 -mtune=pentium2 } \
        { -march=i386 -mtune=k6 } \
        { -march=i386 -mtune=k6 } \
        { -march=i386 -mtune=k6-2 } \
        { -march=i386 -mtune=k6-2 } \
        { -march=i386 -mtune=k6-3 } \
        { -march=i386 -mtune=k6-3 } \
        { -march=i386 } \
        { -march=i386 } \
        { -march=i486 } \
        { -march=i486 } \
        { -march=i586 } \
        { -march=i586 } \
        { -march=i686 } \
        { -march=i686 } \
        { -march=pentium2 } \
        { -march=pentium2 } \
        { -march=k6 } ]
        { -march=k6 } ]
# For options in PREFETCH_SSE, generate SSE prefetch instructions for
# For options in PREFETCH_SSE, generate SSE prefetch instructions for
# __builtin_prefetch.  This includes -mtune for targets that treat prefetch
# __builtin_prefetch.  This includes -mtune for targets that treat prefetch
# instructions as nops.
# instructions as nops.
set PREFETCH_SSE [list \
set PREFETCH_SSE [list \
        { -march=i686 -mtune=pentium3 } \
        { -march=i686 -mtune=pentium3 } \
        { -march=i686 -mtune=pentium3m } \
        { -march=i686 -mtune=pentium3m } \
        { -march=i686 -mtune=pentium-m } \
        { -march=i686 -mtune=pentium-m } \
        { -march=i686 -mtune=pentium4 } \
        { -march=i686 -mtune=pentium4 } \
        { -march=i686 -mtune=pentium4m } \
        { -march=i686 -mtune=pentium4m } \
        { -march=i686 -mtune=prescott } \
        { -march=i686 -mtune=prescott } \
        { -march=i686 -mtune=athlon } \
        { -march=i686 -mtune=athlon } \
        { -march=i686 -mtune=athlon-4 } \
        { -march=i686 -mtune=athlon-4 } \
        { -march=i686 -mtune=c3-2 } \
        { -march=i686 -mtune=c3-2 } \
        { -march=pentium3 } \
        { -march=pentium3 } \
        { -march=pentium3m } \
        { -march=pentium3m } \
        { -march=pentium-m } \
        { -march=pentium-m } \
        { -march=pentium4 } \
        { -march=pentium4 } \
        { -march=pentium4m } \
        { -march=pentium4m } \
        { -march=prescott } \
        { -march=prescott } \
        { -march=c3-2 } ]
        { -march=c3-2 } ]
# Generate 3DNow! prefetch instructions for the following.
# Generate 3DNow! prefetch instructions for the following.
set PREFETCH_3DNOW [list \
set PREFETCH_3DNOW [list \
        { -march=c3 } \
        { -march=c3 } \
        { -march=k6-2 } \
        { -march=k6-2 } \
        { -march=k6-3 } ]
        { -march=k6-3 } ]
# Athlon supports both 3DNow! and SSE prefetch instructions.  For
# Athlon supports both 3DNow! and SSE prefetch instructions.  For
# __builtin_prefetch, generate the 3DNow! instruction for write
# __builtin_prefetch, generate the 3DNow! instruction for write
# prefetches but SSE prefetch instructions for read prefetches.
# prefetches but SSE prefetch instructions for read prefetches.
set PREFETCH_ATHLON [list \
set PREFETCH_ATHLON [list \
        { -march=athlon } \
        { -march=athlon } \
        { -march=athlon-4 } ]
        { -march=athlon-4 } ]
if $tracelevel then {
if $tracelevel then {
    strace $tracelevel
    strace $tracelevel
}
}
# Load support procs.
# Load support procs.
load_lib gcc-dg.exp
load_lib gcc-dg.exp
load_lib torture-options.exp
load_lib torture-options.exp
# Initialize harness.
# Initialize harness.
dg-init
dg-init
torture-init
torture-init
if { [board_info target exists multilib_flags]
if { [board_info target exists multilib_flags]
     && [string match "* -march=*" " [board_info target multilib_flags] "] } {
     && [string match "* -march=*" " [board_info target multilib_flags] "] } {
    # Multilib flags come after the -march flags we pass and override
    # Multilib flags come after the -march flags we pass and override
    # them, so skip these tests when such flags are passed.
    # them, so skip these tests when such flags are passed.
    return
    return
}
}
set-torture-options $PREFETCH_NONE
set-torture-options $PREFETCH_NONE
gcc-dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/i386-pf-none-*.c]] ""
gcc-dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/i386-pf-none-*.c]] ""
set-torture-options $PREFETCH_SSE
set-torture-options $PREFETCH_SSE
gcc-dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/i386-pf-sse-*.c]] ""
gcc-dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/i386-pf-sse-*.c]] ""
set-torture-options $PREFETCH_3DNOW
set-torture-options $PREFETCH_3DNOW
gcc-dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/i386-pf-3dnow-*.c]] ""
gcc-dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/i386-pf-3dnow-*.c]] ""
set-torture-options $PREFETCH_ATHLON
set-torture-options $PREFETCH_ATHLON
gcc-dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/i386-pf-athlon-*.c]] ""
gcc-dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/i386-pf-athlon-*.c]] ""
torture-finish
torture-finish
dg-finish
dg-finish
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.