URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 313 |
Rev 338 |
/* Test the `vmov_ns32' ARM Neon intrinsic. */
|
/* Test the `vmov_ns32' ARM Neon intrinsic. */
|
/* This file was autogenerated by neon-testgen. */
|
/* This file was autogenerated by neon-testgen. */
|
|
|
/* { dg-do assemble } */
|
/* { dg-do assemble } */
|
/* { dg-require-effective-target arm_neon_ok } */
|
/* { dg-require-effective-target arm_neon_ok } */
|
/* { dg-options "-save-temps -O0 -mfpu=neon -mfloat-abi=softfp" } */
|
/* { dg-options "-save-temps -O0 -mfpu=neon -mfloat-abi=softfp" } */
|
|
|
#include "arm_neon.h"
|
#include "arm_neon.h"
|
|
|
void test_vmov_ns32 (void)
|
void test_vmov_ns32 (void)
|
{
|
{
|
int32x2_t out_int32x2_t;
|
int32x2_t out_int32x2_t;
|
int32_t arg0_int32_t;
|
int32_t arg0_int32_t;
|
|
|
out_int32x2_t = vmov_n_s32 (arg0_int32_t);
|
out_int32x2_t = vmov_n_s32 (arg0_int32_t);
|
}
|
}
|
|
|
/* { dg-final { scan-assembler "vdup\.32\[ \]+\[dD\]\[0-9\]+, (\[rR\]\[0-9\]+|\[dD\]\[0-9\]+\\\[\[0-9\]+\\\])!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */
|
/* { dg-final { scan-assembler "vdup\.32\[ \]+\[dD\]\[0-9\]+, (\[rR\]\[0-9\]+|\[dD\]\[0-9\]+\\\[\[0-9\]+\\\])!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */
|
/* { dg-final { cleanup-saved-temps } } */
|
/* { dg-final { cleanup-saved-temps } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.