URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [cris/] [torture/] [pr24750-2.c] - Diff between revs 316 and 338

Rev 316	Rev 338
`/* As the invalid insn in this test got as far as to the target output`	`/* As the invalid insn in this test got as far as to the target output`
`code and was "near enough" to output invalid assembly-code, we need`	`code and was "near enough" to output invalid assembly-code, we need`
`to pass it through the assembler as well.`	`to pass it through the assembler as well.`
`{ dg-do assemble } */`	`{ dg-do assemble } */`

`int`	`int`
`f (short a, char y)`	`f (short a, char y)`
`{`	`{`
`__asm__ ("" : : :`	`__asm__ ("" : : :`
`#ifndef __PIC__`	`#ifndef __PIC__`
`"r0",`	`"r0",`
`#endif`	`#endif`
`"r1", "r2", "r3", "r4", "r5", "r6", "r7",`	`"r1", "r2", "r3", "r4", "r5", "r6", "r7",`
`/* Register R8 is frame-pointer, and we don't have a means`	`/* Register R8 is frame-pointer, and we don't have a means`
`to not clobber it for the test-runs that don't eliminate`	`to not clobber it for the test-runs that don't eliminate`
`it. But that's ok; we have enough general-register`	`it. But that's ok; we have enough general-register`
`pressure to repeat the bug without that. */`	`pressure to repeat the bug without that. */`
`"r9", "r10", "r11", "r12", "r13");`	`"r9", "r10", "r11", "r12", "r13");`
`return y[*a];`	`return y[*a];`
`}`	`}`