URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 318 |
Rev 338 |
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-O2" } */
|
/* { dg-options "-O2" } */
|
|
|
int foo (int s)
|
int foo (int s)
|
{
|
{
|
for (;;)
|
for (;;)
|
{
|
{
|
int a[32];
|
int a[32];
|
int y, z;
|
int y, z;
|
__asm__ __volatile__ ("" : "=c" (y), "=D" (z)
|
__asm__ __volatile__ ("" : "=c" (y), "=D" (z)
|
: "a" (0), "0" (32), "1" (a) : "memory");
|
: "a" (0), "0" (32), "1" (a) : "memory");
|
if (({ register char r;
|
if (({ register char r;
|
__asm__ __volatile__ ("" : "=q" (r)
|
__asm__ __volatile__ ("" : "=q" (r)
|
: "r" (s % 32), "m" (a[s / 32])
|
: "r" (s % 32), "m" (a[s / 32])
|
: "cc"); r; }))
|
: "cc"); r; }))
|
continue;
|
continue;
|
else if (({ register char r;
|
else if (({ register char r;
|
__asm__ __volatile__ ("" : "=q" (r)
|
__asm__ __volatile__ ("" : "=q" (r)
|
: "r" (0), "m" (a[0])
|
: "r" (0), "m" (a[0])
|
: "cc"); r; }))
|
: "cc"); r; }))
|
continue;
|
continue;
|
}
|
}
|
return 0;
|
return 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.