URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 338 |
/* PR middle-end/37009 */
|
/* PR middle-end/37009 */
|
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
|
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
|
/* { dg-options "-w -msse2 -mpreferred-stack-boundary=2" } */
|
/* { dg-options "-w -msse2 -mpreferred-stack-boundary=2" } */
|
/* { dg-require-effective-target sse2 } */
|
/* { dg-require-effective-target sse2 } */
|
|
|
#include <emmintrin.h>
|
#include <emmintrin.h>
|
|
|
extern void bar (int *);
|
extern void bar (int *);
|
|
|
int
|
int
|
foo(__m128 y, int size, ...)
|
foo(__m128 y, int size, ...)
|
{
|
{
|
int __attribute((aligned(16))) xxx;
|
int __attribute((aligned(16))) xxx;
|
|
|
xxx = 2;
|
xxx = 2;
|
bar (&xxx);
|
bar (&xxx);
|
return size;
|
return size;
|
}
|
}
|
|
|
/* { dg-final { scan-assembler-not "and\[l\]\[ \t\]" } } */
|
/* { dg-final { scan-assembler-not "and\[l\]\[ \t\]" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.