OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-3.c] - Diff between revs 318 and 338

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 318 Rev 338
/* PR middle-end/37009 */
/* PR middle-end/37009 */
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
/* { dg-options "-w -msse2 -mpreferred-stack-boundary=2" } */
/* { dg-options "-w -msse2 -mpreferred-stack-boundary=2" } */
/* { dg-require-effective-target sse2 } */
/* { dg-require-effective-target sse2 } */
 
 
#include <emmintrin.h>
#include <emmintrin.h>
 
 
extern void bar (int *);
extern void bar (int *);
 
 
int
int
foo(__m128 y, int size, ...)
foo(__m128 y, int size, ...)
{
{
  int __attribute((aligned(16))) xxx;
  int __attribute((aligned(16))) xxx;
 
 
  xxx = 2;
  xxx = 2;
  bar (&xxx);
  bar (&xxx);
  return size;
  return size;
}
}
 
 
/* { dg-final { scan-assembler-not "and\[l\]\[ \t\]" } } */
/* { dg-final { scan-assembler-not "and\[l\]\[ \t\]" } } */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.