URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 338 |
/* PR target/40838 */
|
/* PR target/40838 */
|
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
|
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
|
/* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */
|
/* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */
|
/* { dg-require-effective-target sse2 } */
|
/* { dg-require-effective-target sse2 } */
|
|
|
typedef int v4si __attribute__ ((vector_size (16)));
|
typedef int v4si __attribute__ ((vector_size (16)));
|
|
|
extern v4si y(v4si, v4si, v4si, v4si, v4si);
|
extern v4si y(v4si, v4si, v4si, v4si, v4si);
|
|
|
extern v4si s1, s2;
|
extern v4si s1, s2;
|
|
|
v4si x(void)
|
v4si x(void)
|
{
|
{
|
return y(s1, s2, s1, s2, s2);
|
return y(s1, s2, s1, s2, s2);
|
}
|
}
|
|
|
/* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */
|
/* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.