URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 338 |
/* { dg-do run } */
|
/* { dg-do run } */
|
/* { dg-options "-march=core2 -mfma4 -mno-sse4" } */
|
/* { dg-options "-march=core2 -mfma4 -mno-sse4" } */
|
|
|
extern void abort (void);
|
extern void abort (void);
|
|
|
int
|
int
|
main ()
|
main ()
|
{
|
{
|
#if !defined __SSE__
|
#if !defined __SSE__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
#if !defined __SSE2__
|
#if !defined __SSE2__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
#if !defined __SSE3__
|
#if !defined __SSE3__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
#if !defined __SSSE3__
|
#if !defined __SSSE3__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
#if defined __SSE4_1__
|
#if defined __SSE4_1__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
#if defined __SSE4_2__
|
#if defined __SSE4_2__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
#if !defined __SSE4A__
|
#if !defined __SSE4A__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
#if defined __AVX__
|
#if defined __AVX__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
#if defined __FMA4__
|
#if defined __FMA4__
|
abort ();
|
abort ();
|
#endif
|
#endif
|
return 0;
|
return 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.