URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 338 |
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-O2 -funit-at-a-time" } */
|
/* { dg-options "-O2 -funit-at-a-time" } */
|
/* { dg-final { scan-assembler "magic\[^\\n\]*eax" { target ilp32 } } } */
|
/* { dg-final { scan-assembler "magic\[^\\n\]*eax" { target ilp32 } } } */
|
/* { dg-final { scan-assembler "magic\[^\\n\]*edi" { target lp64 } } } */
|
/* { dg-final { scan-assembler "magic\[^\\n\]*edi" { target lp64 } } } */
|
|
|
/* Verify that local calling convention is used. */
|
/* Verify that local calling convention is used. */
|
static t(int) __attribute__ ((noinline));
|
static t(int) __attribute__ ((noinline));
|
extern volatile int i;
|
extern volatile int i;
|
|
|
void m(void)
|
void m(void)
|
{
|
{
|
t(i);
|
t(i);
|
}
|
}
|
|
|
static t(int a)
|
static t(int a)
|
{
|
{
|
asm("magic %0"::"g"(a));
|
asm("magic %0"::"g"(a));
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.