URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 338 |
/* PR target/13685 */
|
/* PR target/13685 */
|
/* { dg-do run } */
|
/* { dg-do run } */
|
/* { dg-options "-Os -msse" } */
|
/* { dg-options "-Os -msse" } */
|
/* { dg-require-effective-target sse } */
|
/* { dg-require-effective-target sse } */
|
|
|
#include "sse-check.h"
|
#include "sse-check.h"
|
|
|
#include <xmmintrin.h>
|
#include <xmmintrin.h>
|
|
|
void foo (__m128 *, __m64 *, int);
|
void foo (__m128 *, __m64 *, int);
|
|
|
__m128 xmm0 = { 0 };
|
__m128 xmm0 = { 0 };
|
__m64 mm0 = { 0 };
|
__m64 mm0 = { 0 };
|
|
|
static void
|
static void
|
sse_test (void)
|
sse_test (void)
|
{
|
{
|
foo (&xmm0, &mm0, 4);
|
foo (&xmm0, &mm0, 4);
|
}
|
}
|
|
|
void
|
void
|
foo (__m128 *dst, __m64 *src, int n)
|
foo (__m128 *dst, __m64 *src, int n)
|
{
|
{
|
__m128 xmm0 = { 0 };
|
__m128 xmm0 = { 0 };
|
while (n > 64)
|
while (n > 64)
|
{
|
{
|
puts ("");
|
puts ("");
|
xmm0 = _mm_cvtpi32_ps (xmm0, *src);
|
xmm0 = _mm_cvtpi32_ps (xmm0, *src);
|
*dst = xmm0;
|
*dst = xmm0;
|
n--;
|
n--;
|
}
|
}
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.