URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr30505.c] - Diff between revs 318 and 338

Rev 318	Rev 338
`/* PR inline-asm/30505 */`	`/* PR inline-asm/30505 */`
`/* { dg-do compile } */`	`/* { dg-do compile } */`
`/* { dg-require-effective-target ilp32 } */`	`/* { dg-require-effective-target ilp32 } */`
`/* { dg-options "-O2" } */`	`/* { dg-options "-O2" } */`

`unsigned long long a, c;`	`unsigned long long a, c;`
`unsigned int b, d;`	`unsigned int b, d;`

`void`	`void`
`test ()`	`test ()`
`{`	`{`
`unsigned int e, f;`	`unsigned int e, f;`

`__asm__ ("divl %5;movl %1, %0;movl %4, %1;divl %5"`	`__asm__ ("divl %5;movl %1, %0;movl %4, %1;divl %5"`
`: "=&rm" (e), "=a" (f), "=d" (d)`	`: "=&rm" (e), "=a" (f), "=d" (d)`
`: "1" ((unsigned int) (a >> 32)), "g" ((unsigned int) a),`	`: "1" ((unsigned int) (a >> 32)), "g" ((unsigned int) a),`
`"rm" (b), "2" (0)`	`"rm" (b), "2" (0)`
`: "cc");`	`: "cc");`
`c = (unsigned long long) e << 32 \| f;`	`c = (unsigned long long) e << 32 \| f;`
`}`	`}`