URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 338 |
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-O2 -msse" } */
|
/* { dg-options "-O2 -msse" } */
|
/* { dg-require-effective-target sse } */
|
/* { dg-require-effective-target sse } */
|
|
|
typedef float v4sf __attribute__ ((__vector_size__ (16)));
|
typedef float v4sf __attribute__ ((__vector_size__ (16)));
|
|
|
void bench_1(float * out, float * in, float f, unsigned int n)
|
void bench_1(float * out, float * in, float f, unsigned int n)
|
{
|
{
|
n /= 4;
|
n /= 4;
|
v4sf scalar = { f, f, f, f };
|
v4sf scalar = { f, f, f, f };
|
do
|
do
|
{
|
{
|
v4sf arg = *(v4sf *)in;
|
v4sf arg = *(v4sf *)in;
|
v4sf result = arg + scalar;
|
v4sf result = arg + scalar;
|
*(v4sf *) out = result;
|
*(v4sf *) out = result;
|
in += 4;
|
in += 4;
|
out += 4;
|
out += 4;
|
}
|
}
|
while (--n);
|
while (--n);
|
}
|
}
|
|
|
/* { dg-final { scan-assembler-not "addps\[^\\n\]*%\[er\]" } } */
|
/* { dg-final { scan-assembler-not "addps\[^\\n\]*%\[er\]" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.