URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 338 |
/* PR middle-end/39315 */
|
/* PR middle-end/39315 */
|
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-O -msse2 -mtune=generic" } */
|
/* { dg-options "-O -msse2 -mtune=generic" } */
|
/* { dg-require-effective-target sse2 } */
|
/* { dg-require-effective-target sse2 } */
|
/* { dg-final { scan-assembler-not "movups" } } */
|
/* { dg-final { scan-assembler-not "movups" } } */
|
/* { dg-final { scan-assembler-not "movlps" } } */
|
/* { dg-final { scan-assembler-not "movlps" } } */
|
/* { dg-final { scan-assembler-not "movhps" } } */
|
/* { dg-final { scan-assembler-not "movhps" } } */
|
/* { dg-final { scan-assembler "and\[lq\]?\[\\t \]*\\$-128,\[\\t \]*%\[re\]?sp" } } */
|
/* { dg-final { scan-assembler "and\[lq\]?\[\\t \]*\\$-128,\[\\t \]*%\[re\]?sp" } } */
|
/* { dg-final { scan-assembler "movaps" } } */
|
/* { dg-final { scan-assembler "movaps" } } */
|
|
|
typedef float __m128 __attribute__ ((__vector_size__ (16)));
|
typedef float __m128 __attribute__ ((__vector_size__ (16)));
|
|
|
extern void bar (__m128 *);
|
extern void bar (__m128 *);
|
|
|
void
|
void
|
foo (__m128 *x)
|
foo (__m128 *x)
|
{
|
{
|
__m128 b __attribute__ ((aligned(128))) = *x;
|
__m128 b __attribute__ ((aligned(128))) = *x;
|
bar (&b);
|
bar (&b);
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.