OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr39804.c] - Diff between revs 318 and 338

Only display areas with differences | Details | Blame | View Log

Rev 318 Rev 338
/* { dg-do compile } */
/* { dg-do compile } */
/* { dg-require-effective-target ilp32 } */
/* { dg-require-effective-target ilp32 } */
/* { dg-options "-O" } */
/* { dg-options "-O" } */
 
 
typedef unsigned char u8;
typedef unsigned char u8;
struct __large_struct { unsigned long buf[100]; };
struct __large_struct { unsigned long buf[100]; };
static inline __attribute__((always_inline)) unsigned long
static inline __attribute__((always_inline)) unsigned long
__copy_from_user_inatomic(void *to, const void *from, unsigned long n)
__copy_from_user_inatomic(void *to, const void *from, unsigned long n)
{
{
  unsigned long ret = 0;
  unsigned long ret = 0;
  asm volatile("1:      mov""b"" %2,%""b""1\n" "2:\n"
  asm volatile("1:      mov""b"" %2,%""b""1\n" "2:\n"
               ".section .fixup,\"ax\"\n"
               ".section .fixup,\"ax\"\n"
               "3:      mov %3,%0\n"
               "3:      mov %3,%0\n"
               "        xor""b"" %""b""1,%""b""1\n"
               "        xor""b"" %""b""1,%""b""1\n"
               "        jmp 2b\n"
               "        jmp 2b\n"
               ".previous\n"
               ".previous\n"
               " .section __ex_table,\"a\"\n"
               " .section __ex_table,\"a\"\n"
               " " ".balign 4" " " "\n"
               " " ".balign 4" " " "\n"
               " " ".long" " " "1b" "," "3b" "\n"
               " " ".long" " " "1b" "," "3b" "\n"
               " .previous\n"
               " .previous\n"
               : "=r" (ret), "=q"(*(u8 *)to)
               : "=r" (ret), "=q"(*(u8 *)to)
               : "m" ((*(struct __large_struct *)(from))), "i" (1), "0" (ret));
               : "m" ((*(struct __large_struct *)(from))), "i" (1), "0" (ret));
  return ret;
  return ret;
}
}
void romchecksum(const unsigned char *rom, unsigned char c)
void romchecksum(const unsigned char *rom, unsigned char c)
{
{
  unsigned char sum;
  unsigned char sum;
  for (sum = 0;
  for (sum = 0;
       !__copy_from_user_inatomic(&(c), ( typeof(c) *)(rom++), sizeof(c));)
       !__copy_from_user_inatomic(&(c), ( typeof(c) *)(rom++), sizeof(c));)
    sum += c;
    sum += c;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.