OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-vec-3.c] - Diff between revs 318 and 338

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 318 Rev 338
/* { dg-do run } */
/* { dg-do run } */
/* { dg-options "-O2 -msse2" } */
/* { dg-options "-O2 -msse2" } */
/* { dg-require-effective-target sse2 } */
/* { dg-require-effective-target sse2 } */
 
 
#include "sse2-check.h"
#include "sse2-check.h"
 
 
#include <emmintrin.h>
#include <emmintrin.h>
 
 
static void
static void
sse2_test (void)
sse2_test (void)
{
{
  union
  union
    {
    {
      __m128i x;
      __m128i x;
      char c[16];
      char c[16];
      short s[8];
      short s[8];
      int i[4];
      int i[4];
      long long ll[2];
      long long ll[2];
    } val1;
    } val1;
  int res[4];
  int res[4];
  int masks[4];
  int masks[4];
  int i;
  int i;
 
 
  for (i = 0; i < 16; i++)
  for (i = 0; i < 16; i++)
    val1.c[i] = i;
    val1.c[i] = i;
 
 
  res[0] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 0);
  res[0] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 0);
  res[1] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 1);
  res[1] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 1);
  res[2] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 2);
  res[2] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 2);
  res[3] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 3);
  res[3] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 3);
 
 
  for (i = 0; i < 4; i++)
  for (i = 0; i < 4; i++)
    masks[i] = i;
    masks[i] = i;
 
 
  for (i = 0; i < 4; i++)
  for (i = 0; i < 4; i++)
    if (res[i] != val1.i [masks[i]])
    if (res[i] != val1.i [masks[i]])
      abort ();
      abort ();
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.