URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 318 |
Rev 338 |
/* { dg-do run } */
|
/* { dg-do run } */
|
/* { dg-require-effective-target sse4 } */
|
/* { dg-require-effective-target sse4 } */
|
/* { dg-options "-O2 -msse4.1" } */
|
/* { dg-options "-O2 -msse4.1" } */
|
|
|
#ifndef CHECK_H
|
#ifndef CHECK_H
|
#define CHECK_H "sse4_1-check.h"
|
#define CHECK_H "sse4_1-check.h"
|
#endif
|
#endif
|
|
|
#ifndef TEST
|
#ifndef TEST
|
#define TEST sse4_1_test
|
#define TEST sse4_1_test
|
#endif
|
#endif
|
|
|
#include CHECK_H
|
#include CHECK_H
|
|
|
#include <smmintrin.h>
|
#include <smmintrin.h>
|
|
|
#define NUM 64
|
#define NUM 64
|
|
|
static void
|
static void
|
TEST (void)
|
TEST (void)
|
{
|
{
|
union
|
union
|
{
|
{
|
__m128i x[NUM / 2];
|
__m128i x[NUM / 2];
|
long long ll[NUM];
|
long long ll[NUM];
|
} dst, src1, src2;
|
} dst, src1, src2;
|
int i, sign=1;
|
int i, sign=1;
|
long long is_eq;
|
long long is_eq;
|
|
|
for (i = 0; i < NUM; i++)
|
for (i = 0; i < NUM; i++)
|
{
|
{
|
src1.ll[i] = i * i * sign;
|
src1.ll[i] = i * i * sign;
|
src2.ll[i] = (i + 20) * sign;
|
src2.ll[i] = (i + 20) * sign;
|
sign = -sign;
|
sign = -sign;
|
}
|
}
|
|
|
for (i = 0; i < NUM; i += 2)
|
for (i = 0; i < NUM; i += 2)
|
dst.x [i / 2] = _mm_cmpeq_epi64(src1.x [i / 2], src2.x [i / 2]);
|
dst.x [i / 2] = _mm_cmpeq_epi64(src1.x [i / 2], src2.x [i / 2]);
|
|
|
for (i = 0; i < NUM; i++)
|
for (i = 0; i < NUM; i++)
|
{
|
{
|
is_eq = src1.ll[i] == src2.ll[i] ? 0xffffffffffffffffLL : 0LL;
|
is_eq = src1.ll[i] == src2.ll[i] ? 0xffffffffffffffffLL : 0LL;
|
if (is_eq != dst.ll[i])
|
if (is_eq != dst.ll[i])
|
abort ();
|
abort ();
|
}
|
}
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.