URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 338 |
/* { dg-do run } */
|
/* { dg-do run } */
|
/* { dg-require-effective-target sse4 } */
|
/* { dg-require-effective-target sse4 } */
|
/* { dg-options "-O2 -msse4.1" } */
|
/* { dg-options "-O2 -msse4.1" } */
|
|
|
#ifndef CHECK_H
|
#ifndef CHECK_H
|
#define CHECK_H "sse4_1-check.h"
|
#define CHECK_H "sse4_1-check.h"
|
#endif
|
#endif
|
|
|
#ifndef TEST
|
#ifndef TEST
|
#define TEST sse4_1_test
|
#define TEST sse4_1_test
|
#endif
|
#endif
|
|
|
#include CHECK_H
|
#include CHECK_H
|
|
|
#include <smmintrin.h>
|
#include <smmintrin.h>
|
|
|
#define NUM 128
|
#define NUM 128
|
|
|
static void
|
static void
|
TEST (void)
|
TEST (void)
|
{
|
{
|
union
|
union
|
{
|
{
|
__m128i x[NUM / 2];
|
__m128i x[NUM / 2];
|
unsigned long long ll[NUM];
|
unsigned long long ll[NUM];
|
unsigned short s[NUM * 4];
|
unsigned short s[NUM * 4];
|
} dst, src;
|
} dst, src;
|
int i;
|
int i;
|
|
|
for (i = 0; i < NUM; i++)
|
for (i = 0; i < NUM; i++)
|
{
|
{
|
src.s[(i % 2) + (i / 2) * 8] = i * i;
|
src.s[(i % 2) + (i / 2) * 8] = i * i;
|
if ((i % 2))
|
if ((i % 2))
|
src.s[(i % 2) + (i / 2) * 8] |= 0x8000;
|
src.s[(i % 2) + (i / 2) * 8] |= 0x8000;
|
}
|
}
|
|
|
for (i = 0; i < NUM; i += 2)
|
for (i = 0; i < NUM; i += 2)
|
dst.x [i / 2] = _mm_cvtepu16_epi64 (src.x [i / 2]);
|
dst.x [i / 2] = _mm_cvtepu16_epi64 (src.x [i / 2]);
|
|
|
for (i = 0; i < NUM; i++)
|
for (i = 0; i < NUM; i++)
|
if (src.s[(i % 2) + (i / 2) * 8] != dst.ll[i])
|
if (src.s[(i % 2) + (i / 2) * 8] != dst.ll[i])
|
abort ();
|
abort ();
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.