URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 321 |
Rev 338 |
/* For MIPS64r2 use DEXT rather than DSLL/DSRL to zero-extend. */
|
/* For MIPS64r2 use DEXT rather than DSLL/DSRL to zero-extend. */
|
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-O isa_rev>=2 -mgp64" } */
|
/* { dg-options "-O isa_rev>=2 -mgp64" } */
|
/* { dg-final { scan-assembler "\tdext\t" } } */
|
/* { dg-final { scan-assembler "\tdext\t" } } */
|
/* { dg-final { scan-assembler-not "sll" } } */
|
/* { dg-final { scan-assembler-not "sll" } } */
|
|
|
NOMIPS16 unsigned long long
|
NOMIPS16 unsigned long long
|
f (unsigned *i)
|
f (unsigned *i)
|
{
|
{
|
unsigned j = *i;
|
unsigned j = *i;
|
j >>= 1; /* enforce this is all done in SI mode */
|
j >>= 1; /* enforce this is all done in SI mode */
|
j++; /* don't merge the shift and the extension */
|
j++; /* don't merge the shift and the extension */
|
return j;
|
return j;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.