URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mips16e-extends.c] - Diff between revs 321 and 338

Rev 321	Rev 338
`/* -mlong32 added because of PR target/38595. */`	`/* -mlong32 added because of PR target/38595. */`
`/* { dg-options "(-mips16) -Os isa_rev>=1 -mlong32" } */`	`/* { dg-options "(-mips16) -Os isa_rev>=1 -mlong32" } */`

`MIPS16 short cksum16 (unsigned long n)`	`MIPS16 short cksum16 (unsigned long n)`
`{`	`{`
`unsigned long l;`	`unsigned long l;`
`l = validate (n, (n >> 16) + (n & 0xffff));`	`l = validate (n, (n >> 16) + (n & 0xffff));`
`return l;`	`return l;`
`}`	`}`

`MIPS16 signed char cksum8 (unsigned long n)`	`MIPS16 signed char cksum8 (unsigned long n)`
`{`	`{`
`unsigned long l;`	`unsigned long l;`
`l = validate (n, (n >> 8) + (n & 0xff));`	`l = validate (n, (n >> 8) + (n & 0xff));`
`return l;`	`return l;`
`}`	`}`

`/* { dg-final { scan-assembler "zeh" } } */`	`/* { dg-final { scan-assembler "zeh" } } */`
`/* { dg-final { scan-assembler "seh" } } */`	`/* { dg-final { scan-assembler "seh" } } */`
`/* { dg-final { scan-assembler "zeb" } } */`	`/* { dg-final { scan-assembler "zeb" } } */`
`/* { dg-final { scan-assembler "seb" } } */`	`/* { dg-final { scan-assembler "seb" } } */`