OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [save-restore-3.c] - Diff between revs 321 and 338

Only display areas with differences | Details | Blame | View Log

Rev 321 Rev 338
/* Check that we can use the save instruction to save spilled arguments
/* Check that we can use the save instruction to save spilled arguments
   when the argument save area is out of range of a direct load or store.  */
   when the argument save area is out of range of a direct load or store.  */
/* { dg-options "(-mips16) isa_rev>=1 -mabi=32 -O2" } */
/* { dg-options "(-mips16) isa_rev>=1 -mabi=32 -O2" } */
 
 
void bar (int *);
void bar (int *);
 
 
MIPS16 void
MIPS16 void
foo (int *a, int b, int c)
foo (int *a, int b, int c)
{
{
  int x[0x4000];
  int x[0x4000];
  asm volatile ("" ::: "$2", "$3", "$4", "$5", "$6", "$7", "$8",
  asm volatile ("" ::: "$2", "$3", "$4", "$5", "$6", "$7", "$8",
                "$9", "$10", "$11", "$12", "$13", "$14", "$15", "$16",
                "$9", "$10", "$11", "$12", "$13", "$14", "$15", "$16",
                "$18", "$19", "$20", "$21", "$22", "$23", "$24",
                "$18", "$19", "$20", "$21", "$22", "$23", "$24",
                "$25", "$30", "memory");
                "$25", "$30", "memory");
  bar (x);
  bar (x);
  a[b] = 1;
  a[b] = 1;
  a[c] = 1;
  a[c] = 1;
}
}
/* { dg-final { scan-assembler "\tsave\t\\\$4-\\\$6," } } */
/* { dg-final { scan-assembler "\tsave\t\\\$4-\\\$6," } } */
/* { dg-final { scan-assembler "\trestore\t" } } */
/* { dg-final { scan-assembler "\trestore\t" } } */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.