URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 322 |
Rev 338 |
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-mcpu=8540 -mspe -mabi=spe -mfloat-gprs=single -O0" } */
|
/* { dg-options "-mcpu=8540 -mspe -mabi=spe -mfloat-gprs=single -O0" } */
|
/* { dg-skip-if "not an SPE target" { ! powerpc_spe_nocache } { "*" } { "" } } */
|
/* { dg-skip-if "not an SPE target" { ! powerpc_spe_nocache } { "*" } { "" } } */
|
|
|
/* (Test with -O0 so we don't optimize any of them away). */
|
/* (Test with -O0 so we don't optimize any of them away). */
|
|
|
|
|
typedef float __attribute__((vector_size(8))) __ev64_fs__;
|
typedef float __attribute__((vector_size(8))) __ev64_fs__;
|
|
|
__ev64_opaque__ Foo (void);
|
__ev64_opaque__ Foo (void);
|
|
|
void Bar ()
|
void Bar ()
|
{
|
{
|
__ev64_fs__ fs = Foo ();
|
__ev64_fs__ fs = Foo ();
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.