OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fxors.c] - Diff between revs 326 and 338

Only display areas with differences | Details | Blame | View Log

Rev 326 Rev 338
/* { dg-do compile } */
/* { dg-do compile } */
/* { dg-options "-O -mcpu=ultrasparc -mvis" } */
/* { dg-options "-O -mcpu=ultrasparc -mvis" } */
typedef char vec8 __attribute__((vector_size(4)));
typedef char vec8 __attribute__((vector_size(4)));
typedef short vec16 __attribute__((vector_size(4)));
typedef short vec16 __attribute__((vector_size(4)));
 
 
extern vec8 foo1_8(void);
extern vec8 foo1_8(void);
extern vec8 foo2_8(void);
extern vec8 foo2_8(void);
 
 
vec8 fun8(void)
vec8 fun8(void)
{
{
  return foo1_8 () ^ foo2_8 ();
  return foo1_8 () ^ foo2_8 ();
}
}
 
 
extern vec16 foo1_16(void);
extern vec16 foo1_16(void);
extern vec16 foo2_16(void);
extern vec16 foo2_16(void);
 
 
vec16 fun16(void)
vec16 fun16(void)
{
{
  return foo1_16 () ^ foo1_16 ();
  return foo1_16 () ^ foo1_16 ();
}
}
 
 
/* { dg-final { scan-assembler-times "fxors\t%" 2 } } */
/* { dg-final { scan-assembler-times "fxors\t%" 2 } } */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.