URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 326 |
Rev 338 |
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-require-effective-target ilp32 } */
|
/* { dg-require-effective-target ilp32 } */
|
/* { dg-options "-mcpu=ultrasparc -O" } */
|
/* { dg-options "-mcpu=ultrasparc -O" } */
|
|
|
/* Make sure that Ultrasparc return insn do not read below the stack. */
|
/* Make sure that Ultrasparc return insn do not read below the stack. */
|
|
|
int bar (int a, int b, int c, int d, int e, int f, int g, int h)
|
int bar (int a, int b, int c, int d, int e, int f, int g, int h)
|
{
|
{
|
int res;
|
int res;
|
|
|
toto (&res);
|
toto (&res);
|
return h;
|
return h;
|
}
|
}
|
/* { dg-final { global compiler_flags; if ![string match "*-m64 *" $compiler_flags] { scan-assembler "return\[ \t\]*%i7\\+8\n\[^\n\]*ld\[ \t\]*\\\[%sp\\+96\\\]" } } } */
|
/* { dg-final { global compiler_flags; if ![string match "*-m64 *" $compiler_flags] { scan-assembler "return\[ \t\]*%i7\\+8\n\[^\n\]*ld\[ \t\]*\\\[%sp\\+96\\\]" } } } */
|
|
|
int bar2 ()
|
int bar2 ()
|
{
|
{
|
int res;
|
int res;
|
|
|
toto (&res);
|
toto (&res);
|
return res;
|
return res;
|
}
|
}
|
/* { dg-final { global compiler_flags; if ![string match "*-m64 *" $compiler_flags] { scan-assembler "return\[ \t\]*%i7\\+8\n\[^\n\]*nop" } } } */
|
/* { dg-final { global compiler_flags; if ![string match "*-m64 *" $compiler_flags] { scan-assembler "return\[ \t\]*%i7\\+8\n\[^\n\]*nop" } } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.