OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [config/] [arm/] [uclinux-eabi.h] - Diff between revs 282 and 384

Only display areas with differences | Details | Blame | View Log

Rev 282 Rev 384
/* Definitions for ARM EABI ucLinux
/* Definitions for ARM EABI ucLinux
   Copyright (C) 2006, 2007, 2008 Free Software Foundation, Inc.
   Copyright (C) 2006, 2007, 2008 Free Software Foundation, Inc.
   Contributed by Paul Brook <paul@codesourcery.com>
   Contributed by Paul Brook <paul@codesourcery.com>
 
 
   This file is part of GCC.
   This file is part of GCC.
 
 
   GCC is free software; you can redistribute it and/or modify it
   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published
   under the terms of the GNU General Public License as published
   by the Free Software Foundation; either version 3, or (at your
   by the Free Software Foundation; either version 3, or (at your
   option) any later version.
   option) any later version.
 
 
   GCC is distributed in the hope that it will be useful, but WITHOUT
   GCC is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
   License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING3.  If not see
   along with GCC; see the file COPYING3.  If not see
   <http://www.gnu.org/licenses/>.  */
   <http://www.gnu.org/licenses/>.  */
 
 
/* Override settings that are different to the uclinux-elf or
/* Override settings that are different to the uclinux-elf or
   bpabi defaults.  */
   bpabi defaults.  */
 
 
#undef  TARGET_DEFAULT
#undef  TARGET_DEFAULT
#define TARGET_DEFAULT (MASK_SINGLE_PIC_BASE | MASK_INTERWORK)
#define TARGET_DEFAULT (MASK_SINGLE_PIC_BASE | MASK_INTERWORK)
 
 
/* On EABI GNU/Linux, we want both the BPABI builtins and the
/* On EABI GNU/Linux, we want both the BPABI builtins and the
   GNU/Linux builtins.  */
   GNU/Linux builtins.  */
#undef TARGET_OS_CPP_BUILTINS
#undef TARGET_OS_CPP_BUILTINS
#define TARGET_OS_CPP_BUILTINS()                \
#define TARGET_OS_CPP_BUILTINS()                \
  do                                            \
  do                                            \
    {                                           \
    {                                           \
      TARGET_BPABI_CPP_BUILTINS();              \
      TARGET_BPABI_CPP_BUILTINS();              \
      builtin_define ("__uClinux__");           \
      builtin_define ("__uClinux__");           \
      builtin_define ("__gnu_linux__");         \
      builtin_define ("__gnu_linux__");         \
      builtin_define_std ("linux");             \
      builtin_define_std ("linux");             \
      builtin_define_std ("unix");              \
      builtin_define_std ("unix");              \
      builtin_assert ("system=linux");          \
      builtin_assert ("system=linux");          \
      builtin_assert ("system=unix");           \
      builtin_assert ("system=unix");           \
      builtin_assert ("system=posix");          \
      builtin_assert ("system=posix");          \
    }                                           \
    }                                           \
  while (false)
  while (false)
 
 
#undef SUBTARGET_EXTRA_LINK_SPEC
#undef SUBTARGET_EXTRA_LINK_SPEC
#define SUBTARGET_EXTRA_LINK_SPEC " -m armelf_linux_eabi -elf2flt" \
#define SUBTARGET_EXTRA_LINK_SPEC " -m armelf_linux_eabi -elf2flt" \
  " --pic-veneer --target2=abs"
  " --pic-veneer --target2=abs"
 
 
/* We default to the "aapcs-linux" ABI so that enums are int-sized by
/* We default to the "aapcs-linux" ABI so that enums are int-sized by
   default.  */
   default.  */
#undef ARM_DEFAULT_ABI
#undef ARM_DEFAULT_ABI
#define ARM_DEFAULT_ABI ARM_ABI_AAPCS_LINUX
#define ARM_DEFAULT_ABI ARM_ABI_AAPCS_LINUX
 
 
/* Clear the instruction cache from `beg' to `end'.  This makes an
/* Clear the instruction cache from `beg' to `end'.  This makes an
   inline system call to SYS_cacheflush.  */
   inline system call to SYS_cacheflush.  */
#undef CLEAR_INSN_CACHE
#undef CLEAR_INSN_CACHE
#define CLEAR_INSN_CACHE(BEG, END)                                      \
#define CLEAR_INSN_CACHE(BEG, END)                                      \
{                                                                       \
{                                                                       \
  register unsigned long _beg __asm ("a1") = (unsigned long) (BEG);     \
  register unsigned long _beg __asm ("a1") = (unsigned long) (BEG);     \
  register unsigned long _end __asm ("a2") = (unsigned long) (END);     \
  register unsigned long _end __asm ("a2") = (unsigned long) (END);     \
  register unsigned long _flg __asm ("a3") = 0;                          \
  register unsigned long _flg __asm ("a3") = 0;                          \
  register unsigned long _scno __asm ("r7") = 0xf0002;                  \
  register unsigned long _scno __asm ("r7") = 0xf0002;                  \
  __asm __volatile ("swi 0x0            @ sys_cacheflush"               \
  __asm __volatile ("swi 0x0            @ sys_cacheflush"               \
                    : "=r" (_beg)                                       \
                    : "=r" (_beg)                                       \
                    : "0" (_beg), "r" (_end), "r" (_flg), "r" (_scno));  \
                    : "0" (_beg), "r" (_end), "r" (_flg), "r" (_scno));  \
}
}
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.