OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [config/] [h8300/] [h8300.opt] - Diff between revs 282 and 384

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 282 Rev 384
; Options for the Renesas H8/300 port of the compiler
; Options for the Renesas H8/300 port of the compiler
;
;
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;
;
; This file is part of GCC.
; This file is part of GCC.
;
;
; GCC is free software; you can redistribute it and/or modify it under
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; Software Foundation; either version 3, or (at your option) any later
; version.
; version.
;
;
; GCC is distributed in the hope that it will be useful, but WITHOUT
; GCC is distributed in the hope that it will be useful, but WITHOUT
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
; License for more details.
; License for more details.
;
;
; You should have received a copy of the GNU General Public License
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; along with GCC; see the file COPYING3.  If not see
; .
; .
ms
ms
Target Mask(H8300S_1)
Target Mask(H8300S_1)
Generate H8S code
Generate H8S code
msx
msx
Target Mask(H8300SX)
Target Mask(H8300SX)
Generate H8SX code
Generate H8SX code
ms2600
ms2600
Target Mask(MAC)
Target Mask(MAC)
Generate H8S/2600 code
Generate H8S/2600 code
mint32
mint32
Target RejectNegative Mask(INT32)
Target RejectNegative Mask(INT32)
Make integers 32 bits wide
Make integers 32 bits wide
maddresses
maddresses
Target Undocumented RejectNegative Mask(ADDRESSES)
Target Undocumented RejectNegative Mask(ADDRESSES)
mquickcall
mquickcall
Target Mask(QUICKCALL)
Target Mask(QUICKCALL)
Use registers for argument passing
Use registers for argument passing
mslowbyte
mslowbyte
Target RejectNegative Mask(SLOWBYTE)
Target RejectNegative Mask(SLOWBYTE)
Consider access to byte sized memory slow
Consider access to byte sized memory slow
mrelax
mrelax
Target RejectNegative Mask(RELAX)
Target RejectNegative Mask(RELAX)
Enable linker relaxing
Enable linker relaxing
mh
mh
Target Mask(H8300H)
Target Mask(H8300H)
Generate H8/300H code
Generate H8/300H code
mn
mn
Target Mask(NORMAL_MODE)
Target Mask(NORMAL_MODE)
Enable the normal mode
Enable the normal mode
malign-300
malign-300
Target RejectNegative Mask(ALIGN_300)
Target RejectNegative Mask(ALIGN_300)
Use H8/300 alignment rules
Use H8/300 alignment rules
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.