OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [config/] [i386/] [ammintrin.h] - Diff between revs 282 and 384

Only display areas with differences | Details | Blame | View Log

Rev 282 Rev 384
/* Copyright (C) 2007, 2008, 2009 Free Software Foundation, Inc.
/* Copyright (C) 2007, 2008, 2009 Free Software Foundation, Inc.
 
 
   This file is part of GCC.
   This file is part of GCC.
 
 
   GCC is free software; you can redistribute it and/or modify
   GCC is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   the Free Software Foundation; either version 3, or (at your option)
   any later version.
   any later version.
 
 
   GCC is distributed in the hope that it will be useful,
   GCC is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   Under Section 7 of GPL version 3, you are granted additional
   Under Section 7 of GPL version 3, you are granted additional
   permissions described in the GCC Runtime Library Exception, version
   permissions described in the GCC Runtime Library Exception, version
   3.1, as published by the Free Software Foundation.
   3.1, as published by the Free Software Foundation.
 
 
   You should have received a copy of the GNU General Public License and
   You should have received a copy of the GNU General Public License and
   a copy of the GCC Runtime Library Exception along with this program;
   a copy of the GCC Runtime Library Exception along with this program;
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
   <http://www.gnu.org/licenses/>.  */
   <http://www.gnu.org/licenses/>.  */
 
 
/* Implemented from the specification included in the AMD Programmers
/* Implemented from the specification included in the AMD Programmers
   Manual Update, version 2.x */
   Manual Update, version 2.x */
 
 
#ifndef _AMMINTRIN_H_INCLUDED
#ifndef _AMMINTRIN_H_INCLUDED
#define _AMMINTRIN_H_INCLUDED
#define _AMMINTRIN_H_INCLUDED
 
 
#ifndef __SSE4A__
#ifndef __SSE4A__
# error "SSE4A instruction set not enabled"
# error "SSE4A instruction set not enabled"
#else
#else
 
 
/* We need definitions from the SSE3, SSE2 and SSE header files*/
/* We need definitions from the SSE3, SSE2 and SSE header files*/
#include <pmmintrin.h>
#include <pmmintrin.h>
 
 
extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__))
extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_stream_sd (double * __P, __m128d __Y)
_mm_stream_sd (double * __P, __m128d __Y)
{
{
  __builtin_ia32_movntsd (__P, (__v2df) __Y);
  __builtin_ia32_movntsd (__P, (__v2df) __Y);
}
}
 
 
extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__))
extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_stream_ss (float * __P, __m128 __Y)
_mm_stream_ss (float * __P, __m128 __Y)
{
{
  __builtin_ia32_movntss (__P, (__v4sf) __Y);
  __builtin_ia32_movntss (__P, (__v4sf) __Y);
}
}
 
 
extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_extract_si64 (__m128i __X, __m128i __Y)
_mm_extract_si64 (__m128i __X, __m128i __Y)
{
{
  return (__m128i) __builtin_ia32_extrq ((__v2di) __X, (__v16qi) __Y);
  return (__m128i) __builtin_ia32_extrq ((__v2di) __X, (__v16qi) __Y);
}
}
 
 
#ifdef __OPTIMIZE__
#ifdef __OPTIMIZE__
extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_extracti_si64 (__m128i __X, unsigned const int __I, unsigned const int __L)
_mm_extracti_si64 (__m128i __X, unsigned const int __I, unsigned const int __L)
{
{
  return (__m128i) __builtin_ia32_extrqi ((__v2di) __X, __I, __L);
  return (__m128i) __builtin_ia32_extrqi ((__v2di) __X, __I, __L);
}
}
#else
#else
#define _mm_extracti_si64(X, I, L)                                      \
#define _mm_extracti_si64(X, I, L)                                      \
  ((__m128i) __builtin_ia32_extrqi ((__v2di)(__m128i)(X),               \
  ((__m128i) __builtin_ia32_extrqi ((__v2di)(__m128i)(X),               \
                                    (unsigned int)(I), (unsigned int)(L)))
                                    (unsigned int)(I), (unsigned int)(L)))
#endif
#endif
 
 
extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_insert_si64 (__m128i __X,__m128i __Y)
_mm_insert_si64 (__m128i __X,__m128i __Y)
{
{
  return (__m128i) __builtin_ia32_insertq ((__v2di)__X, (__v2di)__Y);
  return (__m128i) __builtin_ia32_insertq ((__v2di)__X, (__v2di)__Y);
}
}
 
 
#ifdef __OPTIMIZE__
#ifdef __OPTIMIZE__
extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
_mm_inserti_si64(__m128i __X, __m128i __Y, unsigned const int __I, unsigned const int __L)
_mm_inserti_si64(__m128i __X, __m128i __Y, unsigned const int __I, unsigned const int __L)
{
{
  return (__m128i) __builtin_ia32_insertqi ((__v2di)__X, (__v2di)__Y, __I, __L);
  return (__m128i) __builtin_ia32_insertqi ((__v2di)__X, (__v2di)__Y, __I, __L);
}
}
#else
#else
#define _mm_inserti_si64(X, Y, I, L)                                    \
#define _mm_inserti_si64(X, Y, I, L)                                    \
  ((__m128i) __builtin_ia32_insertqi ((__v2di)(__m128i)(X),             \
  ((__m128i) __builtin_ia32_insertqi ((__v2di)(__m128i)(X),             \
                                      (__v2di)(__m128i)(Y),             \
                                      (__v2di)(__m128i)(Y),             \
                                      (unsigned int)(I), (unsigned int)(L)))
                                      (unsigned int)(I), (unsigned int)(L)))
#endif
#endif
 
 
#endif /* __SSE4A__ */
#endif /* __SSE4A__ */
 
 
#endif /* _AMMINTRIN_H_INCLUDED */
#endif /* _AMMINTRIN_H_INCLUDED */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.