OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [config/] [i386/] [i386.opt] - Diff between revs 282 and 384

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 282 Rev 384
; Options for the IA-32 and AMD64 ports of the compiler.
; Options for the IA-32 and AMD64 ports of the compiler.
; Copyright (C) 2005, 2006, 2007, 2008 Free Software Foundation, Inc.
; Copyright (C) 2005, 2006, 2007, 2008 Free Software Foundation, Inc.
;
;
; This file is part of GCC.
; This file is part of GCC.
;
;
; GCC is free software; you can redistribute it and/or modify it under
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; Software Foundation; either version 3, or (at your option) any later
; version.
; version.
;
;
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; for more details.
; for more details.
;
;
; You should have received a copy of the GNU General Public License
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; along with GCC; see the file COPYING3.  If not see
; .
; .
;; Definitions to add to the cl_target_option structure
;; Definitions to add to the cl_target_option structure
;; -march= processor
;; -march= processor
TargetSave
TargetSave
unsigned char arch
unsigned char arch
;; -mtune= processor
;; -mtune= processor
TargetSave
TargetSave
unsigned char tune
unsigned char tune
;; -mfpath=
;; -mfpath=
TargetSave
TargetSave
unsigned char fpmath
unsigned char fpmath
;; CPU schedule model
;; CPU schedule model
TargetSave
TargetSave
unsigned char schedule
unsigned char schedule
;; branch cost
;; branch cost
TargetSave
TargetSave
unsigned char branch_cost
unsigned char branch_cost
;; which flags were passed by the user
;; which flags were passed by the user
TargetSave
TargetSave
int ix86_isa_flags_explicit
int ix86_isa_flags_explicit
;; which flags were passed by the user
;; which flags were passed by the user
TargetSave
TargetSave
int target_flags_explicit
int target_flags_explicit
;; whether -mtune was not specified
;; whether -mtune was not specified
TargetSave
TargetSave
unsigned char tune_defaulted
unsigned char tune_defaulted
;; whether -march was specified
;; whether -march was specified
TargetSave
TargetSave
unsigned char arch_specified
unsigned char arch_specified
;; x86 options
;; x86 options
m128bit-long-double
m128bit-long-double
Target RejectNegative Report Mask(128BIT_LONG_DOUBLE) Save
Target RejectNegative Report Mask(128BIT_LONG_DOUBLE) Save
sizeof(long double) is 16
sizeof(long double) is 16
m80387
m80387
Target Report Mask(80387) Save
Target Report Mask(80387) Save
Use hardware fp
Use hardware fp
m96bit-long-double
m96bit-long-double
Target RejectNegative Report InverseMask(128BIT_LONG_DOUBLE) Save
Target RejectNegative Report InverseMask(128BIT_LONG_DOUBLE) Save
sizeof(long double) is 12
sizeof(long double) is 12
maccumulate-outgoing-args
maccumulate-outgoing-args
Target Report Mask(ACCUMULATE_OUTGOING_ARGS) Save
Target Report Mask(ACCUMULATE_OUTGOING_ARGS) Save
Reserve space for outgoing arguments in the function prologue
Reserve space for outgoing arguments in the function prologue
malign-double
malign-double
Target Report Mask(ALIGN_DOUBLE) Save
Target Report Mask(ALIGN_DOUBLE) Save
Align some doubles on dword boundary
Align some doubles on dword boundary
malign-functions=
malign-functions=
Target RejectNegative Joined Var(ix86_align_funcs_string)
Target RejectNegative Joined Var(ix86_align_funcs_string)
Function starts are aligned to this power of 2
Function starts are aligned to this power of 2
malign-jumps=
malign-jumps=
Target RejectNegative Joined Var(ix86_align_jumps_string)
Target RejectNegative Joined Var(ix86_align_jumps_string)
Jump targets are aligned to this power of 2
Jump targets are aligned to this power of 2
malign-loops=
malign-loops=
Target RejectNegative Joined Var(ix86_align_loops_string)
Target RejectNegative Joined Var(ix86_align_loops_string)
Loop code aligned to this power of 2
Loop code aligned to this power of 2
malign-stringops
malign-stringops
Target RejectNegative Report InverseMask(NO_ALIGN_STRINGOPS, ALIGN_STRINGOPS) Save
Target RejectNegative Report InverseMask(NO_ALIGN_STRINGOPS, ALIGN_STRINGOPS) Save
Align destination of the string operations
Align destination of the string operations
march=
march=
Target RejectNegative Joined Var(ix86_arch_string)
Target RejectNegative Joined Var(ix86_arch_string)
Generate code for given CPU
Generate code for given CPU
masm=
masm=
Target RejectNegative Joined Var(ix86_asm_string)
Target RejectNegative Joined Var(ix86_asm_string)
Use given assembler dialect
Use given assembler dialect
mbranch-cost=
mbranch-cost=
Target RejectNegative Joined Var(ix86_branch_cost_string)
Target RejectNegative Joined Var(ix86_branch_cost_string)
Branches are this expensive (1-5, arbitrary units)
Branches are this expensive (1-5, arbitrary units)
mlarge-data-threshold=
mlarge-data-threshold=
Target RejectNegative Joined Var(ix86_section_threshold_string)
Target RejectNegative Joined Var(ix86_section_threshold_string)
Data greater than given threshold will go into .ldata section in x86-64 medium model
Data greater than given threshold will go into .ldata section in x86-64 medium model
mcmodel=
mcmodel=
Target RejectNegative Joined Var(ix86_cmodel_string)
Target RejectNegative Joined Var(ix86_cmodel_string)
Use given x86-64 code model
Use given x86-64 code model
mfancy-math-387
mfancy-math-387
Target RejectNegative Report InverseMask(NO_FANCY_MATH_387, USE_FANCY_MATH_387) Save
Target RejectNegative Report InverseMask(NO_FANCY_MATH_387, USE_FANCY_MATH_387) Save
Generate sin, cos, sqrt for FPU
Generate sin, cos, sqrt for FPU
mforce-drap
mforce-drap
Target Report Var(ix86_force_drap)
Target Report Var(ix86_force_drap)
Always use Dynamic Realigned Argument Pointer (DRAP) to realign stack
Always use Dynamic Realigned Argument Pointer (DRAP) to realign stack
mfp-ret-in-387
mfp-ret-in-387
Target Report Mask(FLOAT_RETURNS) Save
Target Report Mask(FLOAT_RETURNS) Save
Return values of functions in FPU registers
Return values of functions in FPU registers
mfpmath=
mfpmath=
Target RejectNegative Joined Var(ix86_fpmath_string)
Target RejectNegative Joined Var(ix86_fpmath_string)
Generate floating point mathematics using given instruction set
Generate floating point mathematics using given instruction set
mhard-float
mhard-float
Target RejectNegative Mask(80387) MaskExists Save
Target RejectNegative Mask(80387) MaskExists Save
Use hardware fp
Use hardware fp
mieee-fp
mieee-fp
Target Report Mask(IEEE_FP) Save
Target Report Mask(IEEE_FP) Save
Use IEEE math for fp comparisons
Use IEEE math for fp comparisons
minline-all-stringops
minline-all-stringops
Target Report Mask(INLINE_ALL_STRINGOPS) Save
Target Report Mask(INLINE_ALL_STRINGOPS) Save
Inline all known string operations
Inline all known string operations
minline-stringops-dynamically
minline-stringops-dynamically
Target Report Mask(INLINE_STRINGOPS_DYNAMICALLY) Save
Target Report Mask(INLINE_STRINGOPS_DYNAMICALLY) Save
Inline memset/memcpy string operations, but perform inline version only for small blocks
Inline memset/memcpy string operations, but perform inline version only for small blocks
mintel-syntax
mintel-syntax
Target Undocumented
Target Undocumented
;; Deprecated
;; Deprecated
mms-bitfields
mms-bitfields
Target Report Mask(MS_BITFIELD_LAYOUT) Save
Target Report Mask(MS_BITFIELD_LAYOUT) Save
Use native (MS) bitfield layout
Use native (MS) bitfield layout
mno-align-stringops
mno-align-stringops
Target RejectNegative Report Mask(NO_ALIGN_STRINGOPS) Undocumented Save
Target RejectNegative Report Mask(NO_ALIGN_STRINGOPS) Undocumented Save
mno-fancy-math-387
mno-fancy-math-387
Target RejectNegative Report Mask(NO_FANCY_MATH_387) Undocumented Save
Target RejectNegative Report Mask(NO_FANCY_MATH_387) Undocumented Save
mno-push-args
mno-push-args
Target RejectNegative Report Mask(NO_PUSH_ARGS) Undocumented Save
Target RejectNegative Report Mask(NO_PUSH_ARGS) Undocumented Save
mno-red-zone
mno-red-zone
Target RejectNegative Report Mask(NO_RED_ZONE) Undocumented Save
Target RejectNegative Report Mask(NO_RED_ZONE) Undocumented Save
momit-leaf-frame-pointer
momit-leaf-frame-pointer
Target Report Mask(OMIT_LEAF_FRAME_POINTER) Save
Target Report Mask(OMIT_LEAF_FRAME_POINTER) Save
Omit the frame pointer in leaf functions
Omit the frame pointer in leaf functions
mpc
mpc
Target RejectNegative Report Joined Var(ix87_precision_string)
Target RejectNegative Report Joined Var(ix87_precision_string)
Set 80387 floating-point precision (-mpc32, -mpc64, -mpc80)
Set 80387 floating-point precision (-mpc32, -mpc64, -mpc80)
mpreferred-stack-boundary=
mpreferred-stack-boundary=
Target RejectNegative Joined Var(ix86_preferred_stack_boundary_string)
Target RejectNegative Joined Var(ix86_preferred_stack_boundary_string)
Attempt to keep stack aligned to this power of 2
Attempt to keep stack aligned to this power of 2
mincoming-stack-boundary=
mincoming-stack-boundary=
Target RejectNegative Joined Var(ix86_incoming_stack_boundary_string)
Target RejectNegative Joined Var(ix86_incoming_stack_boundary_string)
Assume incoming stack aligned to this power of 2
Assume incoming stack aligned to this power of 2
mpush-args
mpush-args
Target Report InverseMask(NO_PUSH_ARGS, PUSH_ARGS) Save
Target Report InverseMask(NO_PUSH_ARGS, PUSH_ARGS) Save
Use push instructions to save outgoing arguments
Use push instructions to save outgoing arguments
mred-zone
mred-zone
Target RejectNegative Report InverseMask(NO_RED_ZONE, RED_ZONE) Save
Target RejectNegative Report InverseMask(NO_RED_ZONE, RED_ZONE) Save
Use red-zone in the x86-64 code
Use red-zone in the x86-64 code
mregparm=
mregparm=
Target RejectNegative Joined Var(ix86_regparm_string)
Target RejectNegative Joined Var(ix86_regparm_string)
Number of registers used to pass integer arguments
Number of registers used to pass integer arguments
mrtd
mrtd
Target Report Mask(RTD) Save
Target Report Mask(RTD) Save
Alternate calling convention
Alternate calling convention
msoft-float
msoft-float
Target InverseMask(80387) Save
Target InverseMask(80387) Save
Do not use hardware fp
Do not use hardware fp
msseregparm
msseregparm
Target RejectNegative Mask(SSEREGPARM) Save
Target RejectNegative Mask(SSEREGPARM) Save
Use SSE register passing conventions for SF and DF mode
Use SSE register passing conventions for SF and DF mode
mstackrealign
mstackrealign
Target Report Var(ix86_force_align_arg_pointer) Init(-1)
Target Report Var(ix86_force_align_arg_pointer) Init(-1)
Realign stack in prologue
Realign stack in prologue
mstack-arg-probe
mstack-arg-probe
Target Report Mask(STACK_PROBE) Save
Target Report Mask(STACK_PROBE) Save
Enable stack probing
Enable stack probing
mstringop-strategy=
mstringop-strategy=
Target RejectNegative Joined Var(ix86_stringop_string)
Target RejectNegative Joined Var(ix86_stringop_string)
Chose strategy to generate stringop using
Chose strategy to generate stringop using
mtls-dialect=
mtls-dialect=
Target RejectNegative Joined Var(ix86_tls_dialect_string)
Target RejectNegative Joined Var(ix86_tls_dialect_string)
Use given thread-local storage dialect
Use given thread-local storage dialect
mtls-direct-seg-refs
mtls-direct-seg-refs
Target Report Mask(TLS_DIRECT_SEG_REFS)
Target Report Mask(TLS_DIRECT_SEG_REFS)
Use direct references against %gs when accessing tls data
Use direct references against %gs when accessing tls data
mtune=
mtune=
Target RejectNegative Joined Var(ix86_tune_string)
Target RejectNegative Joined Var(ix86_tune_string)
Schedule code for given CPU
Schedule code for given CPU
mabi=
mabi=
Target RejectNegative Joined Var(ix86_abi_string)
Target RejectNegative Joined Var(ix86_abi_string)
Generate code that conforms to the given ABI
Generate code that conforms to the given ABI
mveclibabi=
mveclibabi=
Target RejectNegative Joined Var(ix86_veclibabi_string)
Target RejectNegative Joined Var(ix86_veclibabi_string)
Vector library ABI to use
Vector library ABI to use
mrecip
mrecip
Target Report Mask(RECIP) Save
Target Report Mask(RECIP) Save
Generate reciprocals instead of divss and sqrtss.
Generate reciprocals instead of divss and sqrtss.
mcld
mcld
Target Report Mask(CLD) Save
Target Report Mask(CLD) Save
Generate cld instruction in the function prologue.
Generate cld instruction in the function prologue.
mfused-madd
mfused-madd
Target Report Mask(FUSED_MADD) Save
Target Report Mask(FUSED_MADD) Save
Enable automatic generation of fused floating point multiply-add instructions
Enable automatic generation of fused floating point multiply-add instructions
if the ISA supports such instructions.  The -mfused-madd option is on by
if the ISA supports such instructions.  The -mfused-madd option is on by
default.
default.
;; ISA support
;; ISA support
m32
m32
Target RejectNegative Negative(m64) Report InverseMask(ISA_64BIT) Var(ix86_isa_flags) VarExists Save
Target RejectNegative Negative(m64) Report InverseMask(ISA_64BIT) Var(ix86_isa_flags) VarExists Save
Generate 32bit i386 code
Generate 32bit i386 code
m64
m64
Target RejectNegative Negative(m32) Report Mask(ISA_64BIT) Var(ix86_isa_flags) VarExists Save
Target RejectNegative Negative(m32) Report Mask(ISA_64BIT) Var(ix86_isa_flags) VarExists Save
Generate 64bit x86-64 code
Generate 64bit x86-64 code
mmmx
mmmx
Target Report Mask(ISA_MMX) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_MMX) Var(ix86_isa_flags) VarExists Save
Support MMX built-in functions
Support MMX built-in functions
m3dnow
m3dnow
Target Report Mask(ISA_3DNOW) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_3DNOW) Var(ix86_isa_flags) VarExists Save
Support 3DNow! built-in functions
Support 3DNow! built-in functions
m3dnowa
m3dnowa
Target Undocumented Mask(ISA_3DNOW_A) Var(ix86_isa_flags) VarExists Save
Target Undocumented Mask(ISA_3DNOW_A) Var(ix86_isa_flags) VarExists Save
Support Athlon 3Dnow! built-in functions
Support Athlon 3Dnow! built-in functions
msse
msse
Target Report Mask(ISA_SSE) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_SSE) Var(ix86_isa_flags) VarExists Save
Support MMX and SSE built-in functions and code generation
Support MMX and SSE built-in functions and code generation
msse2
msse2
Target Report Mask(ISA_SSE2) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_SSE2) Var(ix86_isa_flags) VarExists Save
Support MMX, SSE and SSE2 built-in functions and code generation
Support MMX, SSE and SSE2 built-in functions and code generation
msse3
msse3
Target Report Mask(ISA_SSE3) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_SSE3) Var(ix86_isa_flags) VarExists Save
Support MMX, SSE, SSE2 and SSE3 built-in functions and code generation
Support MMX, SSE, SSE2 and SSE3 built-in functions and code generation
mssse3
mssse3
Target Report Mask(ISA_SSSE3) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_SSSE3) Var(ix86_isa_flags) VarExists Save
Support MMX, SSE, SSE2, SSE3 and SSSE3 built-in functions and code generation
Support MMX, SSE, SSE2, SSE3 and SSSE3 built-in functions and code generation
msse4.1
msse4.1
Target Report Mask(ISA_SSE4_1) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_SSE4_1) Var(ix86_isa_flags) VarExists Save
Support MMX, SSE, SSE2, SSE3, SSSE3 and SSE4.1 built-in functions and code generation
Support MMX, SSE, SSE2, SSE3, SSSE3 and SSE4.1 built-in functions and code generation
msse4.2
msse4.2
Target Report Mask(ISA_SSE4_2) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_SSE4_2) Var(ix86_isa_flags) VarExists Save
Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1 and SSE4.2 built-in functions and code generation
Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1 and SSE4.2 built-in functions and code generation
msse4
msse4
Target RejectNegative Report Mask(ISA_SSE4_2) MaskExists Var(ix86_isa_flags) VarExists Save
Target RejectNegative Report Mask(ISA_SSE4_2) MaskExists Var(ix86_isa_flags) VarExists Save
Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1 and SSE4.2 built-in functions and code generation
Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1 and SSE4.2 built-in functions and code generation
mno-sse4
mno-sse4
Target RejectNegative Report InverseMask(ISA_SSE4_1) MaskExists Var(ix86_isa_flags) VarExists Save
Target RejectNegative Report InverseMask(ISA_SSE4_1) MaskExists Var(ix86_isa_flags) VarExists Save
Do not support SSE4.1 and SSE4.2 built-in functions and code generation
Do not support SSE4.1 and SSE4.2 built-in functions and code generation
mavx
mavx
Target Report Mask(ISA_AVX) Var(ix86_isa_flags) VarExists
Target Report Mask(ISA_AVX) Var(ix86_isa_flags) VarExists
Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2 and AVX built-in functions and code generation
Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2 and AVX built-in functions and code generation
mfma
mfma
Target Report Mask(ISA_FMA) Var(ix86_isa_flags) VarExists
Target Report Mask(ISA_FMA) Var(ix86_isa_flags) VarExists
Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX and FMA built-in functions and code generation
Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX and FMA built-in functions and code generation
msse4a
msse4a
Target Report Mask(ISA_SSE4A) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_SSE4A) Var(ix86_isa_flags) VarExists Save
Support MMX, SSE, SSE2, SSE3 and SSE4A built-in functions and code generation
Support MMX, SSE, SSE2, SSE3 and SSE4A built-in functions and code generation
mfma4
mfma4
Target Report Mask(ISA_FMA4) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_FMA4) Var(ix86_isa_flags) VarExists Save
Support FMA4 built-in functions and code generation
Support FMA4 built-in functions and code generation
mxop
mxop
Target Report Mask(ISA_XOP) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_XOP) Var(ix86_isa_flags) VarExists Save
Support XOP built-in functions and code generation
Support XOP built-in functions and code generation
mlwp
mlwp
Target Report Mask(ISA_LWP) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_LWP) Var(ix86_isa_flags) VarExists Save
Support LWP built-in functions and code generation
Support LWP built-in functions and code generation
mabm
mabm
Target Report Mask(ISA_ABM) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_ABM) Var(ix86_isa_flags) VarExists Save
Support code generation of Advanced Bit Manipulation (ABM) instructions.
Support code generation of Advanced Bit Manipulation (ABM) instructions.
mpopcnt
mpopcnt
Target Report Mask(ISA_POPCNT) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_POPCNT) Var(ix86_isa_flags) VarExists Save
Support code generation of popcnt instruction.
Support code generation of popcnt instruction.
mcx16
mcx16
Target Report Mask(ISA_CX16) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_CX16) Var(ix86_isa_flags) VarExists Save
Support code generation of cmpxchg16b instruction.
Support code generation of cmpxchg16b instruction.
msahf
msahf
Target Report Mask(ISA_SAHF) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_SAHF) Var(ix86_isa_flags) VarExists Save
Support code generation of sahf instruction in 64bit x86-64 code.
Support code generation of sahf instruction in 64bit x86-64 code.
mmovbe
mmovbe
Target Report Mask(ISA_MOVBE) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_MOVBE) Var(ix86_isa_flags) VarExists Save
Support code generation of movbe instruction.
Support code generation of movbe instruction.
mcrc32
mcrc32
Target Report Mask(ISA_CRC32) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_CRC32) Var(ix86_isa_flags) VarExists Save
Support code generation of crc32 instruction.
Support code generation of crc32 instruction.
maes
maes
Target Report Mask(ISA_AES) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_AES) Var(ix86_isa_flags) VarExists Save
Support AES built-in functions and code generation
Support AES built-in functions and code generation
mpclmul
mpclmul
Target Report Mask(ISA_PCLMUL) Var(ix86_isa_flags) VarExists Save
Target Report Mask(ISA_PCLMUL) Var(ix86_isa_flags) VarExists Save
Support PCLMUL built-in functions and code generation
Support PCLMUL built-in functions and code generation
msse2avx
msse2avx
Target Report Var(ix86_sse2avx)
Target Report Var(ix86_sse2avx)
Encode SSE instructions with VEX prefix
Encode SSE instructions with VEX prefix
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.