OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [config/] [sparc/] [linux-unwind.h] - Diff between revs 282 and 384

Only display areas with differences | Details | Blame | View Log

Rev 282 Rev 384
/* DWARF2 EH unwinding support for SPARC Linux.
/* DWARF2 EH unwinding support for SPARC Linux.
   Copyright 2004, 2005, 2009 Free Software Foundation, Inc.
   Copyright 2004, 2005, 2009 Free Software Foundation, Inc.
 
 
This file is part of GCC.
This file is part of GCC.
 
 
GCC is free software; you can redistribute it and/or modify
GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
the Free Software Foundation; either version 3, or (at your option)
any later version.
any later version.
 
 
GCC is distributed in the hope that it will be useful,
GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
Under Section 7 of GPL version 3, you are granted additional
Under Section 7 of GPL version 3, you are granted additional
permissions described in the GCC Runtime Library Exception, version
permissions described in the GCC Runtime Library Exception, version
3.1, as published by the Free Software Foundation.
3.1, as published by the Free Software Foundation.
 
 
You should have received a copy of the GNU General Public License and
You should have received a copy of the GNU General Public License and
a copy of the GCC Runtime Library Exception along with this program;
a copy of the GCC Runtime Library Exception along with this program;
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
<http://www.gnu.org/licenses/>.  */
<http://www.gnu.org/licenses/>.  */
 
 
/* Do code reading to identify a signal frame, and set the frame
/* Do code reading to identify a signal frame, and set the frame
   state data appropriately.  See unwind-dw2.c for the structs.  */
   state data appropriately.  See unwind-dw2.c for the structs.  */
 
 
#if defined(__arch64__)
#if defined(__arch64__)
 
 
/* 64-bit SPARC version */
/* 64-bit SPARC version */
#define MD_FALLBACK_FRAME_STATE_FOR sparc64_fallback_frame_state
#define MD_FALLBACK_FRAME_STATE_FOR sparc64_fallback_frame_state
 
 
static _Unwind_Reason_Code
static _Unwind_Reason_Code
sparc64_fallback_frame_state (struct _Unwind_Context *context,
sparc64_fallback_frame_state (struct _Unwind_Context *context,
                              _Unwind_FrameState *fs)
                              _Unwind_FrameState *fs)
{
{
  unsigned int *pc = context->ra;
  unsigned int *pc = context->ra;
  long this_cfa = (long) context->cfa;
  long this_cfa = (long) context->cfa;
  long new_cfa, ra_location, shifted_ra_location;
  long new_cfa, ra_location, shifted_ra_location;
  long regs_off, fpu_save_off;
  long regs_off, fpu_save_off;
  long fpu_save;
  long fpu_save;
  int i;
  int i;
 
 
  if (pc[0] != 0x82102065        /* mov NR_rt_sigreturn, %g1 */
  if (pc[0] != 0x82102065        /* mov NR_rt_sigreturn, %g1 */
      || pc[1] != 0x91d0206d)   /* ta 0x6d */
      || pc[1] != 0x91d0206d)   /* ta 0x6d */
    return _URC_END_OF_STACK;
    return _URC_END_OF_STACK;
 
 
  regs_off = 192 + 128;
  regs_off = 192 + 128;
  fpu_save_off = regs_off + (16 * 8) + (3 * 8) + (2 * 4);
  fpu_save_off = regs_off + (16 * 8) + (3 * 8) + (2 * 4);
 
 
  new_cfa = *(long *)(this_cfa + regs_off + (14 * 8));
  new_cfa = *(long *)(this_cfa + regs_off + (14 * 8));
  new_cfa += 2047; /* Stack bias */
  new_cfa += 2047; /* Stack bias */
  fpu_save = *(long *)(this_cfa + fpu_save_off);
  fpu_save = *(long *)(this_cfa + fpu_save_off);
  fs->regs.cfa_how = CFA_REG_OFFSET;
  fs->regs.cfa_how = CFA_REG_OFFSET;
  fs->regs.cfa_reg = __builtin_dwarf_sp_column ();
  fs->regs.cfa_reg = __builtin_dwarf_sp_column ();
  fs->regs.cfa_offset = new_cfa - this_cfa;
  fs->regs.cfa_offset = new_cfa - this_cfa;
 
 
  for (i = 1; i < 16; i++)
  for (i = 1; i < 16; i++)
    {
    {
      /* We never restore %sp as everything is purely CFA-based.  */
      /* We never restore %sp as everything is purely CFA-based.  */
      if ((unsigned int) i == __builtin_dwarf_sp_column ())
      if ((unsigned int) i == __builtin_dwarf_sp_column ())
        continue;
        continue;
 
 
      fs->regs.reg[i].how = REG_SAVED_OFFSET;
      fs->regs.reg[i].how = REG_SAVED_OFFSET;
      fs->regs.reg[i].loc.offset
      fs->regs.reg[i].loc.offset
        = this_cfa + regs_off + (i * 8) - new_cfa;
        = this_cfa + regs_off + (i * 8) - new_cfa;
    }
    }
  for (i = 0; i < 16; i++)
  for (i = 0; i < 16; i++)
    {
    {
      fs->regs.reg[i + 16].how = REG_SAVED_OFFSET;
      fs->regs.reg[i + 16].how = REG_SAVED_OFFSET;
      fs->regs.reg[i + 16].loc.offset
      fs->regs.reg[i + 16].loc.offset
        = this_cfa + (i * 8) - new_cfa;
        = this_cfa + (i * 8) - new_cfa;
    }
    }
  if (fpu_save)
  if (fpu_save)
    {
    {
      for (i = 0; i < 64; i++)
      for (i = 0; i < 64; i++)
        {
        {
          if (i > 32 && (i & 0x1))
          if (i > 32 && (i & 0x1))
            continue;
            continue;
          fs->regs.reg[i + 32].how = REG_SAVED_OFFSET;
          fs->regs.reg[i + 32].how = REG_SAVED_OFFSET;
          fs->regs.reg[i + 32].loc.offset
          fs->regs.reg[i + 32].loc.offset
            = fpu_save + (i * 4) - new_cfa;
            = fpu_save + (i * 4) - new_cfa;
        }
        }
    }
    }
 
 
  /* State the rules to find the kernel's code "return address", which is
  /* State the rules to find the kernel's code "return address", which is
     the address of the active instruction when the signal was caught.
     the address of the active instruction when the signal was caught.
     On the SPARC, since RETURN_ADDR_OFFSET (essentially 8) is defined, we
     On the SPARC, since RETURN_ADDR_OFFSET (essentially 8) is defined, we
     need to preventively subtract it from the purported return address.  */
     need to preventively subtract it from the purported return address.  */
  ra_location = this_cfa + regs_off + 17 * 8;
  ra_location = this_cfa + regs_off + 17 * 8;
  shifted_ra_location = this_cfa + regs_off + 19 * 8; /* Y register */
  shifted_ra_location = this_cfa + regs_off + 19 * 8; /* Y register */
  *(long *)shifted_ra_location = *(long *)ra_location - 8;
  *(long *)shifted_ra_location = *(long *)ra_location - 8;
  fs->retaddr_column = 0;
  fs->retaddr_column = 0;
  fs->regs.reg[0].how = REG_SAVED_OFFSET;
  fs->regs.reg[0].how = REG_SAVED_OFFSET;
  fs->regs.reg[0].loc.offset = shifted_ra_location - new_cfa;
  fs->regs.reg[0].loc.offset = shifted_ra_location - new_cfa;
  fs->signal_frame = 1;
  fs->signal_frame = 1;
 
 
  return _URC_NO_REASON;
  return _URC_NO_REASON;
}
}
 
 
#define MD_FROB_UPDATE_CONTEXT sparc64_frob_update_context
#define MD_FROB_UPDATE_CONTEXT sparc64_frob_update_context
 
 
static void
static void
sparc64_frob_update_context (struct _Unwind_Context *context,
sparc64_frob_update_context (struct _Unwind_Context *context,
                             _Unwind_FrameState *fs)
                             _Unwind_FrameState *fs)
{
{
  /* The column of %sp contains the old CFA, not the old value of %sp.
  /* The column of %sp contains the old CFA, not the old value of %sp.
     The CFA offset already comprises the stack bias so, when %sp is the
     The CFA offset already comprises the stack bias so, when %sp is the
     CFA register, we must avoid counting the stack bias twice.  Do not
     CFA register, we must avoid counting the stack bias twice.  Do not
     do that for signal frames as the offset is artificial for them.  */
     do that for signal frames as the offset is artificial for them.  */
  if (fs->regs.cfa_reg == __builtin_dwarf_sp_column ()
  if (fs->regs.cfa_reg == __builtin_dwarf_sp_column ()
      && fs->regs.cfa_how == CFA_REG_OFFSET
      && fs->regs.cfa_how == CFA_REG_OFFSET
      && fs->regs.cfa_offset != 0
      && fs->regs.cfa_offset != 0
      && !fs->signal_frame)
      && !fs->signal_frame)
    context->cfa -= 2047;
    context->cfa -= 2047;
}
}
 
 
#else
#else
 
 
/* 32-bit SPARC version */
/* 32-bit SPARC version */
#define MD_FALLBACK_FRAME_STATE_FOR sparc_fallback_frame_state
#define MD_FALLBACK_FRAME_STATE_FOR sparc_fallback_frame_state
 
 
static _Unwind_Reason_Code
static _Unwind_Reason_Code
sparc_fallback_frame_state (struct _Unwind_Context *context,
sparc_fallback_frame_state (struct _Unwind_Context *context,
                            _Unwind_FrameState *fs)
                            _Unwind_FrameState *fs)
{
{
  unsigned int *pc = context->ra;
  unsigned int *pc = context->ra;
  int this_cfa = (int) context->cfa;
  int this_cfa = (int) context->cfa;
  int new_cfa, ra_location, shifted_ra_location;
  int new_cfa, ra_location, shifted_ra_location;
  int regs_off, fpu_save_off;
  int regs_off, fpu_save_off;
  int fpu_save;
  int fpu_save;
  int old_style, i;
  int old_style, i;
 
 
  if (pc[1] != 0x91d02010)      /* ta 0x10 */
  if (pc[1] != 0x91d02010)      /* ta 0x10 */
    return _URC_END_OF_STACK;
    return _URC_END_OF_STACK;
 
 
  if (pc[0] == 0x821020d8)       /* mov NR_sigreturn, %g1 */
  if (pc[0] == 0x821020d8)       /* mov NR_sigreturn, %g1 */
    old_style = 1;
    old_style = 1;
  else if (pc[0] == 0x82102065)  /* mov NR_rt_sigreturn, %g1 */
  else if (pc[0] == 0x82102065)  /* mov NR_rt_sigreturn, %g1 */
    old_style = 0;
    old_style = 0;
  else
  else
    return _URC_END_OF_STACK;
    return _URC_END_OF_STACK;
 
 
  if (old_style)
  if (old_style)
    {
    {
      regs_off = 96;
      regs_off = 96;
      fpu_save_off = regs_off + (4 * 4) + (16 * 4);
      fpu_save_off = regs_off + (4 * 4) + (16 * 4);
    }
    }
  else
  else
    {
    {
      regs_off = 96 + 128;
      regs_off = 96 + 128;
      fpu_save_off = regs_off + (4 * 4) + (16 * 4) + (2 * 4);
      fpu_save_off = regs_off + (4 * 4) + (16 * 4) + (2 * 4);
    }
    }
 
 
  new_cfa = *(int *)(this_cfa + regs_off + (4 * 4) + (14 * 4));
  new_cfa = *(int *)(this_cfa + regs_off + (4 * 4) + (14 * 4));
  fpu_save = *(int *)(this_cfa + fpu_save_off);
  fpu_save = *(int *)(this_cfa + fpu_save_off);
  fs->regs.cfa_how = CFA_REG_OFFSET;
  fs->regs.cfa_how = CFA_REG_OFFSET;
  fs->regs.cfa_reg = __builtin_dwarf_sp_column ();
  fs->regs.cfa_reg = __builtin_dwarf_sp_column ();
  fs->regs.cfa_offset = new_cfa - this_cfa;
  fs->regs.cfa_offset = new_cfa - this_cfa;
 
 
  for (i = 1; i < 16; i++)
  for (i = 1; i < 16; i++)
    {
    {
      /* We never restore %sp as everything is purely CFA-based.  */
      /* We never restore %sp as everything is purely CFA-based.  */
      if ((unsigned int) i == __builtin_dwarf_sp_column ())
      if ((unsigned int) i == __builtin_dwarf_sp_column ())
        continue;
        continue;
 
 
      fs->regs.reg[i].how = REG_SAVED_OFFSET;
      fs->regs.reg[i].how = REG_SAVED_OFFSET;
      fs->regs.reg[i].loc.offset
      fs->regs.reg[i].loc.offset
        = this_cfa + regs_off + (4 * 4) + (i * 4) - new_cfa;
        = this_cfa + regs_off + (4 * 4) + (i * 4) - new_cfa;
    }
    }
  for (i = 0; i < 16; i++)
  for (i = 0; i < 16; i++)
    {
    {
      fs->regs.reg[i + 16].how = REG_SAVED_OFFSET;
      fs->regs.reg[i + 16].how = REG_SAVED_OFFSET;
      fs->regs.reg[i + 16].loc.offset
      fs->regs.reg[i + 16].loc.offset
        = this_cfa + (i * 4) - new_cfa;
        = this_cfa + (i * 4) - new_cfa;
    }
    }
  if (fpu_save)
  if (fpu_save)
    {
    {
      for (i = 0; i < 32; i++)
      for (i = 0; i < 32; i++)
        {
        {
          fs->regs.reg[i + 32].how = REG_SAVED_OFFSET;
          fs->regs.reg[i + 32].how = REG_SAVED_OFFSET;
          fs->regs.reg[i + 32].loc.offset
          fs->regs.reg[i + 32].loc.offset
            = fpu_save + (i * 4) - new_cfa;
            = fpu_save + (i * 4) - new_cfa;
        }
        }
    }
    }
 
 
  /* State the rules to find the kernel's code "return address", which is
  /* State the rules to find the kernel's code "return address", which is
     the address of the active instruction when the signal was caught.
     the address of the active instruction when the signal was caught.
     On the SPARC, since RETURN_ADDR_OFFSET (essentially 8) is defined, we
     On the SPARC, since RETURN_ADDR_OFFSET (essentially 8) is defined, we
     need to preventively subtract it from the purported return address.  */
     need to preventively subtract it from the purported return address.  */
  ra_location = this_cfa + regs_off + 4;
  ra_location = this_cfa + regs_off + 4;
  shifted_ra_location = this_cfa + regs_off + 3 * 4; /* Y register */
  shifted_ra_location = this_cfa + regs_off + 3 * 4; /* Y register */
  *(int *)shifted_ra_location = *(int *)ra_location - 8;
  *(int *)shifted_ra_location = *(int *)ra_location - 8;
  fs->retaddr_column = 0;
  fs->retaddr_column = 0;
  fs->regs.reg[0].how = REG_SAVED_OFFSET;
  fs->regs.reg[0].how = REG_SAVED_OFFSET;
  fs->regs.reg[0].loc.offset = shifted_ra_location - new_cfa;
  fs->regs.reg[0].loc.offset = shifted_ra_location - new_cfa;
  fs->signal_frame = 1;
  fs->signal_frame = 1;
 
 
  return _URC_NO_REASON;
  return _URC_NO_REASON;
}
}
 
 
#endif
#endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.